peteasa / parallella-yoctobuild
A Simple to use build environment for parallella using yocto
☆13Updated 5 years ago
Alternatives and similar repositories for parallella-yoctobuild:
Users that are interested in parallella-yoctobuild are comparing it to the libraries listed below
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- Sample minimal Vivado project for Parallella FPGA☆42Updated 8 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- GCC for Epiphany☆16Updated 6 years ago
- ☆59Updated last year
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- OpenFPGA☆33Updated 7 years ago
- Library of various community contributed Parallella board admin scripts and programs☆39Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆52Updated 9 years ago
- chipy hdl☆17Updated 7 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- that FPGA flow☆9Updated 9 years ago
- the actual epiphany backend☆20Updated 11 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆52Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- Support for zScale on Spartan6 FPGAs☆16Updated 9 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- a simple C-to-Verilog compiler☆48Updated 8 years ago