Alternatives and similar repositories for parallella-yoctobuild:

Users that are interested in parallella-yoctobuild are comparing it to the libraries listed below

• peteasa / parallella
  START HERE! FPGA and Linux Development Combined
  ☆23Updated 8 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• adapteva / epiphany-gcc
  GCC for Epiphany
  ☆16Updated 5 years ago
• yanidubin / parallella-fpga-tutorials
  A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]
  ☆11Updated 10 years ago
• parallella / parallella-fpga
  FPGA Development for the parallella
  ☆19Updated 7 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• parallella / axi-csi-rx
  AXI MIPI CSI2 RX FPGA core and kernel driver
  ☆9Updated 9 years ago
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated last year
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆43Updated 8 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago
• jerry-D / SYMPL-GP-GPU-Compute-Engines
  Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…
  ☆22Updated 6 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆79Updated 3 years ago
• ATaylorCEngFIET / Parallella-Chronicles
  Source code form the Parallella Chronicles Blog
  ☆15Updated 9 years ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆55Updated 7 years ago
• cyrozap / openocd-xilinx-loader
  Some Python scripts to program Xilinx FPGAs using OpenOCD
  ☆24Updated 8 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆21Updated 5 years ago
• myriadrf / Novena-RF
  A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform
  ☆51Updated 9 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆35Updated 11 months ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 5 years ago
• olofk / simple_spi
  SPI core
  ☆15Updated 5 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆50Updated 3 years ago
• parallella / parallella-linux
  Linux Kernel forked from ADI (with latest ADI HDMI drivers)
  ☆67Updated 5 years ago
• ZipCPU / wbhyperram
  A cross platform, formally verified, open source, hyperRAM controller with simulator
  ☆11Updated 6 years ago
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆22Updated 4 years ago
• makestuff / libfpgalink
  LIB:Library for interacting with an FPGA over USB
  ☆84Updated 4 years ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 6 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 6 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆20Updated 9 years ago
• cfelton / minnesota
  A collection of HDL cores written in MyHDL.
  ☆12Updated 9 years ago
• aeste / aemb
  Multi-threaded 32-bit embedded core family.
  ☆24Updated 12 years ago