peteasa / parallella-yoctobuild
A Simple to use build environment for parallella using yocto
☆13Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for parallella-yoctobuild
- START HERE! FPGA and Linux Development Combined☆23Updated 7 years ago
- FPGA Development for the parallella☆18Updated 7 years ago
- the actual epiphany backend☆20Updated 11 years ago
- Open Processor Architecture☆26Updated 8 years ago
- a simple C-to-Verilog compiler☆47Updated 7 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 9 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆85Updated 5 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Updated 10 years ago
- GCC for Epiphany☆16Updated 5 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆149Updated 10 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Updated 7 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆48Updated 8 years ago
- Yosys Plugins☆20Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- that FPGA flow☆9Updated 9 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 8 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Library of various community contributed Parallella board admin scripts and programs☆39Updated 7 years ago
- Cross compile FPGA tools☆22Updated 3 years ago
- ☆57Updated last year
- ZPUino HDL implementation☆88Updated 6 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 9 years ago
- Official U-Boot package for Parallella☆41Updated 9 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆9Updated 9 years ago
- Exploration of alternative hardware description languages☆28Updated 6 years ago
- Zephyr port to riscv architecture☆24Updated 7 years ago