peteasa / parallella-yoctobuild

Related projects ⓘ

Alternatives and complementary repositories for parallella-yoctobuild

• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• yanidubin / parallella-fpga-tutorials
  A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]
  ☆11Updated 10 years ago
• peteasa / parallella
  START HERE! FPGA and Linux Development Combined
  ☆23Updated 7 years ago
• parallella / parallella-fpga
  FPGA Development for the parallella
  ☆19Updated 7 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆79Updated 3 years ago
• m-labs / milkymist
  SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU
  ☆149Updated 10 years ago
• ZipCPU / wbhyperram
  A cross platform, formally verified, open source, hyperRAM controller with simulator
  ☆11Updated 5 years ago
• adapteva / epiphany-gcc
  GCC for Epiphany
  ☆16Updated 5 years ago
• aeste / aemb
  Multi-threaded 32-bit embedded core family.
  ☆23Updated 12 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• knielsen / ice40_viewer
  ☆58Updated last year
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated last year
• cfelton / gizflo
  that FPGA flow
  ☆9Updated 9 years ago
• xesscorp / StickIt
  StickIt! board and modules that support the XuLA FPGA board.
  ☆20Updated 8 years ago
• ATaylorCEngFIET / Parallella-Chronicles
  Source code form the Parallella Chronicles Blog
  ☆15Updated 9 years ago
• Elphel / vdt-plugin
  mirror of https://git.elphel.com/Elphel/vdt-plugin
  ☆15Updated 6 years ago
• cfelton / minnesota
  A collection of HDL cores written in MyHDL.
  ☆12Updated 9 years ago
• ArcaneNibble / yavhdl
  Yet Another VHDL tool
  ☆31Updated 7 years ago
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆22Updated 3 years ago
• jerry-D / SYMPL-GP-GPU-Compute-Engines
  Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…
  ☆22Updated 5 years ago
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆43Updated 8 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆20Updated 8 years ago
• peteut / migen-axi
  AXI support for Migen/MiSoC
  ☆25Updated 4 months ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆20Updated 5 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆46Updated 7 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated 10 months ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago