peteasa / parallella-yoctobuildView external linksLinks
A Simple to use build environment for parallella using yocto
☆13Jul 28, 2025Updated 6 months ago
Alternatives and similar repositories for parallella-yoctobuild
Users that are interested in parallella-yoctobuild are comparing it to the libraries listed below
Sorting:
- START HERE! FPGA and Linux Development Combined☆23Jan 29, 2017Updated 9 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- CGMiner fork, it add suport to Epiphany CPUs, used in Parallella.☆15Sep 23, 2013Updated 12 years ago
- the actual epiphany backend☆20May 18, 2013Updated 12 years ago
- BSP implementation for the Parallella; the world's smallest supercomputer☆27Apr 3, 2017Updated 8 years ago
- GCC for Epiphany☆17Mar 25, 2019Updated 6 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆107Nov 14, 2018Updated 7 years ago
- ☆17Sep 15, 2015Updated 10 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Sample minimal Vivado project for Parallella FPGA☆45May 15, 2016Updated 9 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 8 years ago
- Scripts to create a boot.bin file for linux on Xilinx Zync☆26Jun 3, 2016Updated 9 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- Library of various community contributed Parallella board admin scripts and programs☆39Dec 19, 2016Updated 9 years ago
- Toaster oven reflow soldering controller☆28May 12, 2018Updated 7 years ago
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- A portable driver for the LMS7002M dual transceiver☆30Jan 4, 2022Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 4 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 10 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- A lightweight dataframe & math toolkit for Rust☆26Aug 25, 2025Updated 5 months ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆53Feb 6, 2016Updated 10 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Threaded MPI examples for the Adapteva Epiphany architecture☆34Jun 10, 2016Updated 9 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago