peteasa / parallella-yoctobuildLinks
A Simple to use build environment for parallella using yocto
☆13Updated 5 months ago
Alternatives and similar repositories for parallella-yoctobuild
Users that are interested in parallella-yoctobuild are comparing it to the libraries listed below
Sorting:
- Open Processor Architecture☆26Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 7 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- FPGA Development for the parallella☆19Updated 8 years ago
- OpenFPGA☆34Updated 7 years ago
- Sample minimal Vivado project for Parallella FPGA☆45Updated 9 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Updated 11 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 10 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- Yosys Plugins☆22Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- An open standard Cache Coherent Fabric Interface repository☆66Updated 6 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- SPI core☆14Updated 6 years ago
- Simple demo for Lattice iCEstick board as seen on Hackaday☆22Updated 9 years ago
- the actual epiphany backend☆20Updated 12 years ago
- ☆43Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- chipy hdl☆17Updated 7 years ago
- I2C controller core☆16Updated 3 years ago
- ☆61Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago