peteasa / parallella-yoctobuildLinks
A Simple to use build environment for parallella using yocto
☆13Updated last week
Alternatives and similar repositories for parallella-yoctobuild
Users that are interested in parallella-yoctobuild are comparing it to the libraries listed below
Sorting:
- Open Processor Architecture☆26Updated 9 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- SPI core☆14Updated 5 years ago
- Yosys Plugins☆21Updated 6 years ago
- that FPGA flow☆9Updated 9 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Updated 10 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- the actual epiphany backend☆20Updated 12 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- FPGA Development for the parallella☆19Updated 8 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- chipy hdl☆17Updated 7 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Scripts to create a boot.bin file for linux on Xilinx Zync☆25Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Updated 7 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆333Updated 2 months ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- ☆64Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 9 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago