xobs / coriolis
An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.
☆10Updated 6 years ago
Related projects: ⓘ
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- A padring generator for ASICs☆22Updated last year
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- ☆12Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Benchmarks for Yosys development☆21Updated 4 years ago
- Space CACD☆12Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- KLayout technology files for ASAP7 FinFET educational process☆18Updated last year
- USB virtual model in C++ for Verilog☆26Updated 2 weeks ago
- AXI Formal Verification IP☆19Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆24Updated 11 years ago
- OpenFPGA☆33Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆13Updated 4 years ago
- A Verilog Synthesis Regression Test☆33Updated 5 months ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆17Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆46Updated 8 months ago
- IRSIM switch-level simulator for digital circuits☆30Updated 4 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 3 years ago
- ☆13Updated 4 years ago
- ☆39Updated last year
- ☆31Updated last year
- LunaPnR is a place and router for integrated circuits☆40Updated last month
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 2 months ago
- ☆35Updated 2 years ago
- cocotb extension for nMigen☆15Updated 2 years ago
- Misc open FPGA flow examples☆8Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago