xobs / coriolisLinks
An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.
☆10Updated 7 years ago
Alternatives and similar repositories for coriolis
Users that are interested in coriolis are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- ☆13Updated 4 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- iCE40 floorplan viewer☆24Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- mantle library☆44Updated 2 years ago
- nextpnr portable FPGA place and route tool☆11Updated 4 years ago
- AXI Formal Verification IP☆20Updated 4 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Space CACD☆11Updated 6 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- OpenFPGA☆33Updated 7 years ago
- Repo to help explain the different options users have for packaging.☆18Updated 3 years ago
- ☆38Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆36Updated last week
- TLUT tool flow for parameterised configurations for FPGAs☆16Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago