HDMI + GPU-pipeline + FFT
☆14Mar 4, 2016Updated 10 years ago
Alternatives and similar repositories for Verilog_projects
Users that are interested in Verilog_projects are comparing it to the libraries listed below
Sorting:
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Feb 23, 2026Updated last week
- ☆18Sep 2, 2020Updated 5 years ago
- The GNU Radio 4.0 Runtime Proof Of Concept☆23Jul 19, 2022Updated 3 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- ☆22May 18, 2022Updated 3 years ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- FFT software benchmarks☆24Mar 18, 2025Updated 11 months ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆26Jan 9, 2022Updated 4 years ago
- ☆24Apr 18, 2021Updated 4 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆14May 26, 2017Updated 8 years ago
- DAG-based blockchain☆10Apr 20, 2019Updated 6 years ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 3 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- --DEPRECATED--. Use other top level repository under IntellectualHeaven.☆42Jan 30, 2015Updated 11 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- ☆10Sep 10, 2025Updated 5 months ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- This is a hanabi AI bot that can play on http://keldon.net/hanabi/☆11May 29, 2017Updated 8 years ago
- Greybox fuzzer for optimizing function coverage and finding low-level vulnerabilities in C programs☆38Feb 22, 2019Updated 7 years ago
- Fast Sparse Multifrontal Solver☆11May 27, 2015Updated 10 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- ☆13Jan 17, 2022Updated 4 years ago
- Implementing TDMA like MAC protocol with IEEE 802.15.4 PHY on GNURadio☆11May 21, 2019Updated 6 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆41Jun 6, 2021Updated 4 years ago
- 基于论文《Do Industries Explain Momentum》对行业动量策略在A股市场的有效性进行探究☆11Jul 19, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Embed the Power of Lua into NGINX HTTP servers☆11Dec 1, 2015Updated 10 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- An NVMe Device Simulation Library.☆52Aug 4, 2022Updated 3 years ago
- Geant4 EM physics simulation R&D project looking for solutions to reduce the computing performance bottleneck experienced by HEP detector…☆13Nov 14, 2025Updated 3 months ago