bharathk005 / Verilog_projectsLinks
HDMI + GPU-pipeline + FFT
☆13Updated 9 years ago
Alternatives and similar repositories for Verilog_projects
Users that are interested in Verilog_projects are comparing it to the libraries listed below
Sorting:
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Advanced Debug Interface☆15Updated 4 months ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 9 months ago
- APB Logic☆18Updated 5 months ago
- ☆33Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Basic Verilog Ethernet core and C driver functions☆11Updated 3 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Network on Chip for MPSoC☆26Updated last week
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated last week
- SystemVerilog Logger☆17Updated 2 years ago
- ☆36Updated 2 years ago