Alternatives and similar repositories for gplgpu:

Users that are interested in gplgpu are comparing it to the libraries listed below

• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆513Updated 4 months ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆595Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆641Updated 3 months ago
• VerticalResearchGroup / miaow
  An open source GPU based off of the AMD Southern Islands ISA.
  ☆1,122Updated 7 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆848Updated last year
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆860Updated 4 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,360Updated 2 weeks ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆413Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,248Updated 9 months ago
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆417Updated 5 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,010Updated last week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆267Updated 6 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆781Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,240Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆614Updated 7 months ago
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,113Updated 3 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆403Updated 6 years ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆390Updated last month
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆898Updated 3 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆521Updated 2 weeks ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆592Updated 2 years ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆502Updated 2 weeks ago
• jamieiles / 80x86
  80186 compatible SystemVerilog CPU core and FPGA reference design
  ☆387Updated 10 months ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆145Updated 8 years ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,047Updated 3 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆737Updated 6 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆700Updated 6 months ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆320Updated this week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆311Updated 8 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆408Updated 3 years ago