asicguy / gplgpu
GPL v3 2D/3D graphics engine in verilog
☆664Updated 10 years ago
Alternatives and similar repositories for gplgpu:
Users that are interested in gplgpu are comparing it to the libraries listed below
- mor1kx - an OpenRISC 1000 processor IP core☆523Updated last week
- The root repo for lowRISC project and FPGA demos.☆596Updated last year
- An open source GPU based off of the AMD Southern Islands ISA.☆1,136Updated 7 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆863Updated 5 years ago
- Small footprint and configurable DRAM core☆401Updated 2 months ago
- RISC-V CPU Core☆317Updated 9 months ago
- Small footprint and configurable PCIe core☆528Updated 2 weeks ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆389Updated last year
- Place and route tool for FPGAs☆419Updated 5 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆149Updated 7 years ago
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- Open source implementation of a x86 processor☆321Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆408Updated 6 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆145Updated 8 years ago
- Linux on LiteX-VexRiscv☆620Updated 2 weeks ago
- VeeR EH1 core☆864Updated last year
- Bus bridges and other odds and ends☆529Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆904Updated 4 months ago
- SystemVerilog to Verilog conversion☆604Updated last week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆304Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆791Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆321Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,263Updated 10 months ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆235Updated 6 years ago
- educational microarchitectures for risc-v isa☆710Updated 3 weeks ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆575Updated 4 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆322Updated 3 years ago
- RISC-V Formal Verification Framework☆598Updated 2 years ago