jix / kissat_extrasLinks
A fork of the Kissat SAT solver with additional features. Supports incremental solving.
☆15Updated 2 years ago
Alternatives and similar repositories for kissat_extras
Users that are interested in kissat_extras are comparing it to the libraries listed below
Sorting:
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 9 months ago
- ☆12Updated 2 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated last year
- Hardware Formal Verification Tool☆61Updated 3 weeks ago
- Research paper based on or related to ABC.☆49Updated 3 weeks ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆41Updated 2 months ago
- AIGER And-Inverter-Graph Library☆85Updated 2 months ago
- Random Generator of Btor2 Files☆10Updated last year
- ☆16Updated 4 years ago
- Reads a state transition system and performs property checking☆84Updated 5 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆26Updated 3 months ago
- BTOR2 MLIR project☆26Updated last year
- Equivalence checking with Yosys☆45Updated 3 weeks ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 weeks ago
- The source code to the Voss II Hardware Verification Suite☆55Updated 2 weeks ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 6 months ago
- ☆22Updated last month
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- ☆13Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- ILA Model Database☆23Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago