ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
☆17Dec 1, 2018Updated 7 years ago
Alternatives and similar repositories for verilog-c
Users that are interested in verilog-c are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Nov 9, 2022Updated 3 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 6 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last week
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Reads a state transition system and performs property checking☆93Sep 12, 2025Updated 11 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 4 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆71May 31, 2015Updated 11 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 7 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- work in progress, playing around with btor2 in rust☆15Aug 13, 2026Updated 3 weeks ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆50Sep 18, 2025Updated 11 months ago
- ☆23Mar 12, 2026Updated 5 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆20Jan 17, 2026Updated 7 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆115Updated this week
- Python version of tools to work with AIG formatted files☆13May 20, 2025Updated last year
- Automated Reasoning Infrastructure & Applications☆15Aug 22, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆32Nov 2, 2025Updated 10 months ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆14Nov 2, 2023Updated 2 years ago
- An approximate solver for concolic execution☆22Apr 29, 2025Updated last year
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Hardware Formal Verification Tool☆114Jul 13, 2026Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆15Aug 15, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- The source code to the Voss II Hardware Verification Suite☆58Aug 12, 2026Updated 3 weeks ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 4 months ago
- Pono: A flexible and extensible SMT-based model checker☆133Updated this week
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆50Dec 21, 2025Updated 8 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago