rajdeep87 / verilog-cView external linksLinks
ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
☆17Dec 1, 2018Updated 7 years ago
Alternatives and similar repositories for verilog-c
Users that are interested in verilog-c are comparing it to the libraries listed below
Sorting:
- ☆15Nov 9, 2022Updated 3 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- A generic parser and tool package for the BTOR2 format.☆46Sep 18, 2025Updated 4 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63May 31, 2015Updated 10 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆19Jul 12, 2024Updated last year
- AXI Formal Verification IP☆22Apr 28, 2021Updated 4 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- Equilibrium Verification Environment (EVE) is a formal verification tool for the automated analysis of temporal equilibrium properties of…☆21Aug 19, 2024Updated last year
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Hardware Formal Verification Tool☆87Updated this week
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆25Apr 21, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- Efficient Sampling of SAT Solutions for Testing☆35Sep 20, 2019Updated 6 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- Benchmark suite for studying the performance of JavaScript and WebCL for numerical computation☆24Mar 24, 2020Updated 5 years ago
- work in progress, playing around with btor2 in rust☆12Feb 6, 2026Updated last week
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- ☆11Jul 1, 2025Updated 7 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Jul 12, 2023Updated 2 years ago
- Machine Learning Techniques for Hardware Trojan Detection☆28Sep 24, 2020Updated 5 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated last month
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- propositional satisfiability problem (SAT) goes neural and deep☆13Aug 17, 2021Updated 4 years ago