ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
☆17Dec 1, 2018Updated 7 years ago
Alternatives and similar repositories for verilog-c
Users that are interested in verilog-c are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆16Sep 14, 2020Updated 6 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- work in progress, playing around with btor2 in rust☆16Updated this week
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- ☆17Jul 1, 2025Updated last year
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Reads a state transition system and performs property checking☆94Sep 12, 2025Updated last year
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆26Mar 7, 2019Updated 7 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆11Jul 30, 2019Updated 7 years ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆75May 31, 2015Updated 11 years ago
- RTLMeter benchmark suite☆34Oct 26, 2026Updated last week
- ☆13Oct 25, 2026Updated last week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 6 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆117Updated this week
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated 2 years ago
- ☆23Mar 12, 2026Updated 7 months ago
- ☆20Feb 25, 2026Updated 8 months ago
- A generic parser and tool package for the BTOR2 format.☆50Oct 21, 2026Updated last week
- Verified graph rewriting (for dataflow circuits).☆29Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆19Dec 21, 2020Updated 5 years ago
- ☆17Jul 6, 2026Updated 3 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- ☆32Nov 2, 2025Updated last year
- ☆10Oct 15, 2021Updated 5 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆25Oct 20, 2026Updated 2 weeks ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago