ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
☆17Dec 1, 2018Updated 7 years ago
Alternatives and similar repositories for verilog-c
Users that are interested in verilog-c are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- AXI Formal Verification IP☆23Apr 28, 2021Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Reads a state transition system and performs property checking☆91Sep 12, 2025Updated 8 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated last month
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆69May 31, 2015Updated 10 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 8 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- LLM-Assisted Hardware Formal Verification Tool☆104Updated this week
- An advanced circuit-based sat solver☆38Feb 24, 2025Updated last year
- work in progress, playing around with btor2 in rust☆12May 13, 2026Updated last week
- ☆10Oct 15, 2021Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆108May 19, 2026Updated last week
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- An approximate solver for concolic execution☆22Apr 29, 2025Updated last year
- The source code to the Voss II Hardware Verification Suite☆57May 11, 2026Updated 2 weeks ago
- ☆31Nov 2, 2025Updated 6 months ago
- Pono: A flexible and extensible SMT-based model checker☆123May 7, 2026Updated 2 weeks ago
- Efficient Sampling of SAT Solutions for Testing☆35Sep 20, 2019Updated 6 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆26Jul 12, 2023Updated 2 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 7 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Benchmark suite for studying the performance of JavaScript and WebCL for numerical computation☆24Mar 24, 2020Updated 6 years ago
- Equilibrium Verification Environment (EVE) is a formal verification tool for the automated analysis of temporal equilibrium properties of…☆21Aug 19, 2024Updated last year
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated 5 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated 2 years ago
- DAI: Demanded Abstract Interpretation☆16Sep 23, 2024Updated last year