ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
☆17Dec 1, 2018Updated 7 years ago
Alternatives and similar repositories for verilog-c
Users that are interested in verilog-c are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- AXI Formal Verification IP☆23Apr 28, 2021Updated 4 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Reads a state transition system and performs property checking☆91Sep 12, 2025Updated 6 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 8 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 6 months ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- work in progress, playing around with btor2 in rust☆12Feb 24, 2026Updated last month
- ☆10Oct 15, 2021Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 7 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An approximate solver for concolic execution☆22Apr 29, 2025Updated 10 months ago
- The source code to the Voss II Hardware Verification Suite☆57Feb 16, 2026Updated last month
- Pono: A flexible and extensible SMT-based model checker☆118Mar 19, 2026Updated last week
- ☆25Nov 2, 2025Updated 4 months ago
- Efficient Sampling of SAT Solutions for Testing☆35Sep 20, 2019Updated 6 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- Benchmark suite for studying the performance of JavaScript and WebCL for numerical computation☆24Mar 24, 2020Updated 6 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Equilibrium Verification Environment (EVE) is a formal verification tool for the automated analysis of temporal equilibrium properties of…☆21Aug 19, 2024Updated last year
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated 3 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- DAI: Demanded Abstract Interpretation☆16Sep 23, 2024Updated last year
- ☆18Jul 12, 2024Updated last year