SJTU-ECTL / ALSRACLinks
ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
☆19Updated 8 months ago
Alternatives and similar repositories for ALSRAC
Users that are interested in ALSRAC are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ☆17Updated 4 years ago
- A logic synthesis tool☆78Updated last month
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- ☆19Updated 2 years ago
- ☆24Updated last year
- EPFL logic synthesis benchmarks☆208Updated last month
- Logic optimization and technology mapping tool.☆19Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- ☆22Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Research paper based on or related to ABC.☆51Updated last month
- DATC RDF☆50Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆31Updated 4 years ago
- ☆15Updated 2 years ago
- ☆22Updated 2 months ago
- ☆31Updated last year
- IDEA project source files☆108Updated 2 weeks ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆32Updated last month
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago