SJTU-ECTL / ALSRACLinks
ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
☆19Updated 7 months ago
Alternatives and similar repositories for ALSRAC
Users that are interested in ALSRAC are comparing it to the libraries listed below
Sorting:
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- GPU-based logic synthesis tool☆86Updated last month
- ☆19Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- ☆16Updated 4 years ago
- A logic synthesis tool☆77Updated 3 weeks ago
- ☆24Updated last year
- Logic optimization and technology mapping tool.☆19Updated last year
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- DATC RDF☆50Updated 5 years ago
- ☆30Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆15Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆31Updated 3 weeks ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆34Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Research paper based on or related to ABC.☆49Updated 3 weeks ago
- ☆22Updated last year
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- EPFL logic synthesis benchmarks☆203Updated 3 weeks ago
- IDEA project source files☆107Updated 9 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 3 months ago