SJTU-ECTL / ALSRAC
ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
☆19Updated 3 months ago
Alternatives and similar repositories for ALSRAC:
Users that are interested in ALSRAC are comparing it to the libraries listed below
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- ☆16Updated 4 years ago
- ☆25Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- Research paper based on or related to ABC.☆33Updated last week
- This is a python repo for flattening Verilog☆16Updated last week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- ☆22Updated 9 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- ☆15Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last week
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 3 months ago
- ABACUS is a tool for approximate logic synthesis☆14Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated this week
- ☆51Updated 6 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 9 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- A logic synthesis tool☆73Updated last week
- ☆28Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆26Updated 5 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆32Updated 2 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆13Updated 2 years ago
- DATC RDF☆49Updated 4 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year