SJTU-ECTL / ALSRAC
ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
☆17Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ALSRAC
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- ☆20Updated 6 months ago
- This is a python repo for flattening Verilog☆13Updated last month
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- ☆14Updated 3 years ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆28Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- Logic optimization and technology mapping tool.☆17Updated last year
- ☆12Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- DATC RDF☆48Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 4 months ago
- Research paper based on or related to ABC.☆15Updated last week
- ☆29Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Dataset for ML-guided Accelerator Design☆31Updated this week
- ☆15Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- ☆50Updated 3 weeks ago
- ☆45Updated last month
- ☆21Updated 4 months ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- ☆14Updated last year