SJTU-ECTL / ALSRACLinks
ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
☆19Updated 6 months ago
Alternatives and similar repositories for ALSRAC
Users that are interested in ALSRAC are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- ☆16Updated 4 years ago
- ☆18Updated 2 years ago
- ☆22Updated last year
- Research paper based on or related to ABC.☆44Updated 3 weeks ago
- ☆25Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- GPU-based logic synthesis tool☆81Updated 11 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆28Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆19Updated 2 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- A logic synthesis tool☆74Updated last week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ☆28Updated last year
- This is a python repo for flattening Verilog☆18Updated last month
- Awesome machine learning for logic synthesis☆28Updated 2 years ago
- ☆15Updated 7 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- ☆21Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- DATC RDF☆50Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- Logic optimization and technology mapping tool.☆18Updated last year