SJTU-ECTL / ALSRACLinks
ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
☆21Updated last year
Alternatives and similar repositories for ALSRAC
Users that are interested in ALSRAC are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆29Updated last year
- GPU-based logic synthesis tool☆97Updated last month
- ☆20Updated 3 years ago
- ☆18Updated 5 years ago
- A logic synthesis tool☆83Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ☆16Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- EPFL logic synthesis benchmarks☆223Updated last month
- Research paper based on or related to ABC.☆64Updated last month
- ☆13Updated 3 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆32Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- ☆26Updated last year
- ☆16Updated 7 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 8 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last week
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Updated 5 years ago
- IDEA project source files☆111Updated 2 months ago
- ☆31Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago