SJTU-ECTL / ALSRACLinks
ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
☆19Updated 9 months ago
Alternatives and similar repositories for ALSRAC
Users that are interested in ALSRAC are comparing it to the libraries listed below
Sorting:
- ☆18Updated 4 years ago
- ☆19Updated 2 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆25Updated last year
- GPU-based logic synthesis tool☆90Updated 2 months ago
- DATC RDF☆50Updated 5 years ago
- A logic synthesis tool☆81Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 9 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- EPFL logic synthesis benchmarks☆213Updated last week
- ☆31Updated last year
- ☆23Updated last year
- Research paper based on or related to ABC.☆52Updated 3 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- ☆15Updated 2 years ago
- ☆77Updated 3 months ago
- ☆24Updated 3 weeks ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆29Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago