SJTU-ECTL / ALSRACLinks
ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
☆20Updated 10 months ago
Alternatives and similar repositories for ALSRAC
Users that are interested in ALSRAC are comparing it to the libraries listed below
Sorting:
- ☆18Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆20Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- A logic synthesis tool☆82Updated last month
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- Research paper based on or related to ABC.☆55Updated 3 months ago
- ☆27Updated last year
- DATC RDF☆50Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- ☆23Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- EPFL logic synthesis benchmarks☆214Updated 3 weeks ago
- ☆15Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ABACUS is a tool for approximate logic synthesis☆14Updated 5 years ago
- ☆31Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆54Updated 5 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago