ByronHsu / FRAIGs
C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
☆10Updated 4 years ago
Alternatives and similar repositories for FRAIGs
Users that are interested in FRAIGs are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆30Updated 10 months ago
- ☆15Updated 2 years ago
- ☆21Updated last month
- ☆15Updated last year
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- Logic Synthesis and Verification: Programming Assignments☆12Updated 5 months ago
- ☆16Updated 4 years ago
- ☆11Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 4 months ago
- Research paper based on or related to ABC.☆40Updated 2 weeks ago
- A high-efficiency hybrid solving CEC algorithm☆11Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆19Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- ☆12Updated 2 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆18Updated this week
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Updated 6 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- ☆15Updated last year
- ☆25Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ☆30Updated 4 years ago
- Awesome machine learning for logic synthesis☆26Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆15Updated last year