ByronHsu / FRAIGsLinks
C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
☆10Updated 5 years ago
Alternatives and similar repositories for FRAIGs
Users that are interested in FRAIGs are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- ☆18Updated 5 years ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 7 months ago
- ☆16Updated 2 years ago
- Awesome machine learning for logic synthesis☆30Updated 3 years ago
- ☆13Updated 3 years ago
- Logic Synthesis and Verification: Programming Assignments☆15Updated 2 weeks ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- Research paper based on or related to ABC.☆64Updated 2 months ago
- ☆12Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- Random Generator of Btor2 Files☆10Updated 2 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Updated 2 years ago
- An advanced circuit-based sat solver☆36Updated 10 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26Updated 3 years ago
- Problems and Results of IWLS 2022 Programming Contest☆20Updated 8 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 weeks ago
- ☆29Updated last year
- Using e-graphs for logic synthesis☆30Updated this week
- ☆20Updated 3 years ago
- SATZilla SAT feature extraction tool☆11Updated this week
- AIGER And-Inverter-Graph Library☆94Updated this week
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 9 years ago
- ☆31Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago