ByronHsu / FRAIGsLinks
C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
☆10Updated 4 years ago
Alternatives and similar repositories for FRAIGs
Users that are interested in FRAIGs are comparing it to the libraries listed below
Sorting:
- ☆16Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆20Updated 3 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆16Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- A high-efficiency hybrid solving CEC algorithm☆12Updated 2 years ago
- Research paper based on or related to ABC.☆47Updated last week
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- SATZilla SAT feature extraction tool☆10Updated last year
- ☆11Updated 2 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆16Updated last year
- Random Generator of Btor2 Files☆10Updated last year
- ☆15Updated 2 years ago
- ☆12Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 6 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- Logic Synthesis and Verification: Programming Assignments☆13Updated 7 months ago
- AIGER And-Inverter-Graph Library☆84Updated last month
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- ☆22Updated last month
- Problems and Results of IWLS 2022 Programming Contest☆19Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 6 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆24Updated 3 months ago
- ☆13Updated 7 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 8 years ago
- ☆10Updated 5 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- Python version of tools to work with AIG formatted files☆12Updated last month