cad-polito-it / I99TLinks
ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino
☆66Updated 7 months ago
Alternatives and similar repositories for I99T
Users that are interested in I99T are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- Artificial Netlist Generator☆46Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- EPFL logic synthesis benchmarks☆224Updated last month
- ☆27Updated last year
- DATC RDF☆50Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆61Updated 7 months ago
- ☆223Updated 9 months ago
- ☆29Updated last year
- ☆16Updated 3 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- ☆24Updated last year
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- ☆90Updated 6 months ago
- IDEA project source files☆111Updated 2 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 6 months ago
- Research paper based on or related to ABC.☆64Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated last month
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆48Updated 2 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆85Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago