cad-polito-it / I99TLinks
ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino
☆64Updated 5 months ago
Alternatives and similar repositories for I99T
Users that are interested in I99T are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- Artificial Netlist Generator☆44Updated last year
- EPFL logic synthesis benchmarks☆213Updated last month
- Research paper based on or related to ABC.☆55Updated 3 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- ☆27Updated last year
- ☆25Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- IDEA project source files☆108Updated 2 weeks ago
- DATC RDF☆50Updated 5 years ago
- A logic synthesis tool☆82Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 3 months ago
- ☆202Updated 7 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- ☆88Updated 4 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 4 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- ☆44Updated last year
- GNN-RE datasets for circuit recognition☆55Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- ☆20Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Updated 3 years ago