cad-polito-it / I99TView external linksLinks
ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino
☆67May 14, 2025Updated 9 months ago
Alternatives and similar repositories for I99T
Users that are interested in I99T are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆62Jan 13, 2025Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- ☆16Feb 9, 2022Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆84Dec 5, 2025Updated 2 months ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- EPFL logic synthesis benchmarks☆227Nov 18, 2025Updated 3 months ago
- SMT Attack☆22Mar 5, 2021Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190May 19, 2025Updated 8 months ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆87May 7, 2024Updated last year
- ☆33Aug 23, 2022Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- work in progress, playing around with btor2 in rust☆12Updated this week
- ☆12Apr 25, 2025Updated 9 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- Lingeling SAT Solver☆105Mar 12, 2024Updated last year
- ☆13May 26, 2022Updated 3 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Jan 19, 2025Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,118Feb 9, 2026Updated last week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 4 years ago
- ☆13Dec 31, 2022Updated 3 years ago
- ☆31Oct 12, 2023Updated 2 years ago
- ☆15May 24, 2023Updated 2 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Benchmarking Suite for BDD packages☆22Jan 30, 2026Updated 2 weeks ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 9 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆75Jul 10, 2025Updated 7 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63May 31, 2015Updated 10 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆22Oct 3, 2023Updated 2 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Dec 3, 2021Updated 4 years ago