cad-polito-it / I99TLinks
ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino
☆60Updated 4 months ago
Alternatives and similar repositories for I99T
Users that are interested in I99T are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆56Updated 8 months ago
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- EPFL logic synthesis benchmarks☆211Updated 2 months ago
- Artificial Netlist Generator☆42Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- ☆188Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆23Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆94Updated 2 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- A logic synthesis tool☆81Updated 2 weeks ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- ☆23Updated 10 months ago
- ☆60Updated last week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 7 years ago
- GPU-based logic synthesis tool☆90Updated last month
- DATC RDF☆50Updated 5 years ago
- ☆16Updated 3 years ago
- ☆44Updated last year
- IDEA project source files☆108Updated last month
- ☆86Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆186Updated 5 years ago
- ☆24Updated last year
- ☆105Updated 5 years ago
- ☆39Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago