cad-polito-it / I99T
ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino
☆51Updated last year
Alternatives and similar repositories for I99T:
Users that are interested in I99T are comparing it to the libraries listed below
- Collection of digital hardware modules & projects (benchmarks)☆46Updated 3 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated 2 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆26Updated 5 years ago
- Research paper based on or related to ABC.☆28Updated 2 weeks ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- ☆22Updated 8 months ago
- DATC RDF☆49Updated 4 years ago
- IDEA project source files☆103Updated 4 months ago
- ☆41Updated 6 months ago
- EPFL logic synthesis benchmarks☆180Updated 6 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆39Updated 8 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆25Updated this week
- Artificial Netlist Generator☆36Updated 11 months ago
- An integrated CGRA design framework☆86Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- ☆25Updated 10 months ago
- GPU-based logic synthesis tool☆81Updated 7 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 2 months ago
- ☆14Updated 3 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Updated 3 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆78Updated 10 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 4 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆9Updated 3 weeks ago
- Dataset for ML-guided Accelerator Design☆35Updated 3 months ago
- ☆135Updated 7 months ago
- ☆28Updated last year
- ☆28Updated 3 years ago