coherent17 / 2024-ICCAD-Problem-BLinks
Power and Timing Optimization Using MBFF
☆19Updated 6 months ago
Alternatives and similar repositories for 2024-ICCAD-Problem-B
Users that are interested in 2024-ICCAD-Problem-B are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- ☆13Updated last year
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 2 months ago
- ☆47Updated last year
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆17Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆146Updated 5 months ago
- RePlAce global placement tool☆241Updated 5 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆14Updated 2 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆25Updated last year
- Problem B: 3D Placement with D2D Vertical Connections☆10Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- VLSI EDA Global Router☆76Updated 7 years ago
- ☆10Updated 3 years ago
- ☆23Updated 2 months ago
- ☆89Updated 5 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- Collection of digital hardware modules & projects (benchmarks)☆70Updated 2 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 6 months ago
- ☆34Updated 5 years ago
- Artificial Netlist Generator☆44Updated last year
- ☆11Updated last year