coherent17 / 2024-ICCAD-Problem-BLinks
Power and Timing Optimization Using MBFF
☆19Updated 3 months ago
Alternatives and similar repositories for 2024-ICCAD-Problem-B
Users that are interested in 2024-ICCAD-Problem-B are comparing it to the libraries listed below
Sorting:
- ☆12Updated last year
- ☆46Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆48Updated 9 months ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆39Updated 3 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆136Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- RePlAce global placement tool☆237Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Problem B: 3D Placement with D2D Vertical Connections☆10Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆42Updated 6 years ago
- ☆17Updated 6 months ago
- Machine Generated Analog IC Layout☆248Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Artificial Netlist Generator☆40Updated last year
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆16Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- ☆20Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- ☆11Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆16Updated 3 years ago
- ☆20Updated 7 months ago
- Bounded-Skew DME v1.3☆14Updated 7 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆47Updated 2 months ago
- IC-contest 2012~2024☆20Updated last year