coherent17 / 2024-ICCAD-Problem-BLinks
Power and Timing Optimization Using MBFF
☆19Updated 6 months ago
Alternatives and similar repositories for 2024-ICCAD-Problem-B
Users that are interested in 2024-ICCAD-Problem-B are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 3 months ago
- ☆13Updated last year
- ☆48Updated last year
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆17Updated 2 years ago
- RePlAce global placement tool☆246Updated 5 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆17Updated last week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆10Updated 3 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated last year
- VLSI EDA Global Router☆77Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆134Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆59Updated 11 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆44Updated 6 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Machine Generated Analog IC Layout☆262Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆23Updated 2 years ago
- ☆11Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- ☆26Updated 2 months ago
- Artificial Netlist Generator☆45Updated last year
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆114Updated 8 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆66Updated 7 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Updated 4 years ago
- ☆34Updated 5 years ago