Alternatives and similar repositories for 2024-ICCAD-Problem-B

Users that are interested in 2024-ICCAD-Problem-B are comparing it to the libraries listed below

• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆52Updated 11 months ago
• cuhk-eda / cu-gr-2
  ☆47Updated last year
• EricLu1218 / Physical_Design_Automation
  NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…
  ☆42Updated last month
• ABKGroup / MBFFClustering
  ☆12Updated last year
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆139Updated 3 months ago
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆30Updated 3 years ago
• recurme / Mixed-Cell-Height_legalizer
  ☆11Updated last year
• curry0622 / VLSI-Physical-Design-Automation
  NTHU CS6135 VLSI Physical Design Automation (2022 Fall)
  ☆17Updated 2 years ago
• ABKGroup / NanGate45-Synopsys-Enablement
  ☆21Updated 2 weeks ago
• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆31Updated 2 years ago
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆239Updated 5 years ago
• LQY404 / EDA-info
  the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
  ☆24Updated last year
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆138Updated 2 years ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆78Updated last year
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆132Updated last year
• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆21Updated last year
• bu-icsg / TAP-2.5D
  ☆34Updated 4 years ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆43Updated last year
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆43Updated 6 years ago
• ABKGroup / BlobPlacement
  ☆14Updated last year
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆256Updated last year
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆21Updated 2 years ago
• coherent17 / 2022-ICCAD-Problem-B
  Problem B: 3D Placement with D2D Vertical Connections
  ☆10Updated 3 years ago
• asyncvlsi / lefdef
  Mirror of the Si2 LEF/DEF parser (v5.8)
  ☆17Updated 4 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆181Updated 5 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆75Updated 7 years ago
• abk-openroad / BST-DME
  Bounded-Skew DME v1.3
  ☆15Updated 7 years ago
• ABKGroup / TritonRoute-WXL
  ☆34Updated 4 years ago
• CODA-Team / AncstrGNN_benchmark
  Analog IC symmetry extraction benchmark of AncstrGNN
  ☆10Updated last year
• jkim971201 / SkyPlace
  ☆17Updated last year