Power and Timing Optimization Using MBFF
☆20May 28, 2025Updated 9 months ago
Alternatives and similar repositories for 2024-ICCAD-Problem-B
Users that are interested in 2024-ICCAD-Problem-B are comparing it to the libraries listed below
Sorting:
- ☆14Jun 12, 2024Updated last year
- USAGI is a Python script designed to automate the process of synthesizing and performing gate-level simulations for digital designs acros…☆14Nov 21, 2024Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆62Jun 14, 2025Updated 8 months ago
- ☆97Jun 20, 2025Updated 8 months ago
- Collection of digital hardware modules & projects (benchmarks)☆85Feb 27, 2026Updated last week
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- Python port of polygon clipping algorithm by F. Martinez et al. (with separate C++ binding)☆10Dec 18, 2020Updated 5 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- ☆14Feb 3, 2025Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆52Sep 22, 2025Updated 5 months ago
- AP1400-2☆10Aug 5, 2024Updated last year
- VGA LCD Core (OpenCores)☆14May 22, 2018Updated 7 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- An open-source quantum automatic test generator.☆15Jun 9, 2025Updated 8 months ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- My 15 homeworks of 2021 Machine Learning course of National Taiwan University.☆10Oct 26, 2022Updated 3 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆156Sep 9, 2024Updated last year
- Chip Placement with Diffusion Models (ICML 2025)☆21Jun 27, 2025Updated 8 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Apr 22, 2022Updated 3 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- ☆21Sep 15, 2024Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Dec 3, 2021Updated 4 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Mar 5, 2017Updated 9 years ago
- ☆17Jul 2, 2024Updated last year
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- 🔢 A parallelized Sudoku solver implemented with various solving algorithms in C++☆12Jan 30, 2022Updated 4 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- Official implementation of paper "BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement".☆26Dec 19, 2025Updated 2 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- A Python parser for hSpice output files and documentation of the hSpice output file format☆22Jan 5, 2026Updated 2 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- AES128 is a IP crypto core using modes ECB/CBC/CTR using vpi to functional verification☆17Mar 31, 2023Updated 2 years ago
- Library of corner stitching structure☆19Jun 3, 2015Updated 10 years ago
- Problems and Results of IWLS 2022 Programming Contest☆22Apr 12, 2025Updated 10 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago