coherent17 / 2024-ICCAD-Problem-BLinks
Power and Timing Optimization Using MBFF
☆19Updated 3 months ago
Alternatives and similar repositories for 2024-ICCAD-Problem-B
Users that are interested in 2024-ICCAD-Problem-B are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 10 months ago
- ☆12Updated last year
- ☆46Updated last year
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆40Updated 2 weeks ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆17Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆10Updated 3 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 2 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Artificial Netlist Generator☆42Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- RePlAce global placement tool☆239Updated 5 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆34Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆56Updated 8 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- ☆86Updated 3 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- ☆19Updated 2 weeks ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- iccad contest 2022 problem B☆16Updated 3 years ago
- ☆20Updated 8 months ago
- ☆14Updated last year
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆12Updated last week