avl-bsuir / rv64x-baseLinks
Open source GPU extension for RISC-V
☆61Updated 4 years ago
Alternatives and similar repositories for rv64x-base
Users that are interested in rv64x-base are comparing it to the libraries listed below
Sorting:
- Vortex Graphics☆80Updated 10 months ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆167Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆89Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆98Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 3 months ago
- Vector Acceleration IP core for RISC-V*☆181Updated 2 months ago
- The multi-core cluster of a PULP system.☆105Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated last week
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- ☆105Updated this week
- Vector processor for RISC-V vector ISA☆125Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated 3 weeks ago
- ☆203Updated last year
- Graphics SIG organizational information☆39Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆56Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- Self checking RISC-V directed tests☆111Updated 2 months ago
- ☆284Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆40Updated 4 years ago
- RISC-V Packed SIMD Extension☆150Updated last year
- RISC-V System on Chip Template☆159Updated this week
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆66Updated 11 months ago
- 64-bit multicore Linux-capable RISC-V processor☆95Updated 3 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 6 months ago