Open source GPU extension for RISC-V
☆71Apr 6, 2021Updated 5 years ago
Alternatives and similar repositories for rv64x-base
Users that are interested in rv64x-base are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV32I Open Source GPU☆14Feb 9, 2021Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆117May 11, 2023Updated 3 years ago
- Vortex Graphics☆94Oct 2, 2024Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,309Nov 22, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Nox core☆73Jul 22, 2025Updated 9 months ago
- ☆2,005Updated this week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆896May 3, 2026Updated last week
- RV64GC Linux Capable RISC-V Core☆57Oct 20, 2025Updated 6 months ago
- ☆10Dec 17, 2025Updated 4 months ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆66Jul 14, 2021Updated 4 years ago
- Zig wrapper around the RISC-V SBI specification☆19Apr 27, 2026Updated 2 weeks ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆91Oct 3, 2020Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,368Aug 18, 2025Updated 8 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆53Jan 2, 2025Updated last year
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- ☆23May 14, 2025Updated 11 months ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆21Dec 11, 2025Updated 5 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 5 months ago
- PUPLOOS计算机操作系统，用于操作系统入门教学☆10Apr 19, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V System on Chip Template☆161Apr 2, 2026Updated last month
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- an open source uvm verification platform for e200 (riscv)☆29May 5, 2018Updated 8 years ago
- ☆221Feb 6, 2026Updated 3 months ago
- CPU Adventure 2 challenge from the Dragon CTF 2019☆16May 22, 2025Updated 11 months ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago