avl-bsuir / rv64x-baseLinks
Open source GPU extension for RISC-V
☆65Updated 4 years ago
Alternatives and similar repositories for rv64x-base
Users that are interested in rv64x-base are comparing it to the libraries listed below
Sorting:
- Vortex Graphics☆84Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Open-source high-performance non-blocking cache☆90Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆186Updated last month
- Open source high performance IEEE-754 floating unit☆86Updated last year
- ☆220Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated last week
- The multi-core cluster of a PULP system.☆109Updated this week
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Unit tests generator for RVV 1.0☆93Updated last month
- RISC-V System on Chip Template☆159Updated 2 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 6 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Simple runtime for Pulp platforms☆49Updated last month
- ☆92Updated 2 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆187Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆154Updated 8 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆189Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆272Updated last month
- ☆194Updated this week
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆90Updated 5 years ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- ☆295Updated this week
- Generic Register Interface (contains various adapters)☆130Updated 2 weeks ago