avl-bsuir / rv64x-baseLinks
Open source GPU extension for RISC-V
☆63Updated 4 years ago
Alternatives and similar repositories for rv64x-base
Users that are interested in rv64x-base are comparing it to the libraries listed below
Sorting:
- Vortex Graphics☆83Updated 11 months ago
- Open-source high-performance non-blocking cache☆89Updated this week
- Open source high performance IEEE-754 floating unit☆84Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆111Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆181Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆104Updated last week
- The multi-core cluster of a PULP system.☆108Updated last week
- Unit tests generator for RVV 1.0☆90Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆283Updated this week
- Vector processor for RISC-V vector ISA☆127Updated 4 years ago
- XiangShan Frontend Develop Environment☆66Updated last week
- ☆181Updated last month
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆117Updated this week
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆57Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆90Updated 3 weeks ago
- ☆107Updated last month
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 4 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- RISC-V System on Chip Template☆159Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated 3 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- ☆209Updated last year
- Self checking RISC-V directed tests☆112Updated 3 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆176Updated 3 weeks ago