avl-bsuir / rv64x-baseView external linksLinks
Open source GPU extension for RISC-V
☆69Apr 6, 2021Updated 4 years ago
Alternatives and similar repositories for rv64x-base
Users that are interested in rv64x-base are comparing it to the libraries listed below
Sorting:
- RV32I Open Source GPU☆14Feb 9, 2021Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆119May 11, 2023Updated 2 years ago
- Vortex Graphics☆92Oct 2, 2024Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆43May 26, 2021Updated 4 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 6 months ago
- ☆19Nov 20, 2025Updated 2 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated 2 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- ☆1,897Updated this week
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆63Jul 14, 2021Updated 4 years ago
- The simple pingora reverse proxy code sample.☆10Jun 19, 2024Updated last year
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- RV64GC Linux Capable RISC-V Core☆52Oct 20, 2025Updated 3 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,249Nov 22, 2024Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆18Dec 11, 2025Updated 2 months ago
- Zig wrapper around the RISC-V SBI specification☆19Nov 24, 2025Updated 2 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 5 months ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- ☆17Sep 19, 2022Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆18Jul 21, 2020Updated 5 years ago
- Kendryte K210 BSP for RT-Thread☆16Dec 23, 2018Updated 7 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Token ring communication protocol for low-cost, low-power embedded devices communicating over UART☆17May 3, 2018Updated 7 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆141Feb 24, 2025Updated 11 months ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,319Aug 18, 2025Updated 5 months ago
- Graphics SIG organizational information☆40Jan 10, 2024Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆268Updated this week
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago