A minimal GPU design in Verilog to learn how GPUs work from the ground up
☆11,969Aug 18, 2024Updated last year
Alternatives and similar repositories for tiny-gpu
Users that are interested in tiny-gpu are comparing it to the libraries listed below
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,282Nov 22, 2024Updated last year
- LLM training in simple, raw C/CUDA☆29,143Jun 26, 2025Updated 8 months ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,347Aug 18, 2025Updated 7 months ago
- ☆1,939Updated this week
- Open-source high-performance RISC-V processor☆6,904Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Updated this week
- Development repository for the Triton language and compiler☆18,656Mar 14, 2026Updated last week
- Solve puzzles. Learn CUDA.☆11,997Sep 1, 2024Updated last year
- Tile primitives for speedy kernels☆3,232Updated this week
- You like pytorch? You like micrograd? You love tinygrad! ❤️☆31,592Updated this week
- GPGPU microprocessor architecture☆2,180Nov 8, 2024Updated last year
- Inference Llama 2 in one file of pure C☆19,262Aug 6, 2024Updated last year
- Material for gpu-mode lectures☆5,841Feb 1, 2026Updated last month
- CUDA Templates and Python DSLs for High-Performance Linear Algebra☆9,442Updated this week
- llama3 implementation one matrix multiplication at a time☆15,252May 23, 2024Updated last year
- LLM inference in C/C++☆98,098Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,427Nov 18, 2025Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- A lightweight library for portable low-level GPU computation using WebGPU.☆3,949Oct 8, 2025Updated 5 months ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- lightweight, standalone C++ inference engine for Google's Gemma models.☆6,749Mar 13, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- CoreNet: A library for training deep neural networks☆7,009Oct 9, 2025Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- A massively parallel, high-level programming language☆19,197Jun 3, 2025Updated 9 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Machine Learning Engineering Open Book☆17,440Updated this week
- A PyTorch native platform for training generative AI models☆5,162Updated this week
- Berkeley's Spatial Array Generator☆1,251Updated this week
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,074Mar 3, 2026Updated 2 weeks ago
- Tensor library for machine learning☆14,252Updated this week
- A high-throughput and memory-efficient inference and serving engine for LLMs☆73,479Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- 📚LeetCUDA: Modern CUDA Learn Notes with PyTorch for Beginners🐑, 200+ CUDA Kernels, Tensor Cores, HGEMM, FA-2 MMA.🎉☆9,932Updated this week
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- Build your hardware, easily!☆3,773Updated this week
- The simplest, fastest repository for training/finetuning medium-sized GPTs.☆55,030Nov 12, 2025Updated 4 months ago