zxmarcos / huedeon-gpuLinks
FPGA GPU design for DE1-SoC
☆73Updated 3 years ago
Alternatives and similar repositories for huedeon-gpu
Users that are interested in huedeon-gpu are comparing it to the libraries listed below
Sorting:
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆86Updated 4 years ago
- A basic GPU for altera FPGAs☆76Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- A SoC for DOOM☆19Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- Dual-issue RV64IM processor for fun & learning☆63Updated 2 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 5 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- A pipelined RISC-V processor☆57Updated last year
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Another tiny RISC-V implementation☆56Updated 4 years ago
- A Video display simulator☆171Updated 2 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- ☆33Updated 2 years ago
- Naive Educational RISC V processor☆85Updated 3 weeks ago
- Doom classic port to lightweight RISC‑V☆94Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- SPIR-V fragment shader GPU core based on RISC-V☆40Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- JTAG Test Access Port (TAP)☆34Updated 11 years ago