kagandikmen / TPU.svView external linksLinks
Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1
☆20Nov 9, 2025Updated 3 months ago
Alternatives and similar repositories for TPU.sv
Users that are interested in TPU.sv are comparing it to the libraries listed below
Sorting:
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆70Nov 25, 2025Updated 2 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Jan 2, 2026Updated last month
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- fast probabilistic symmetry detection on graphs☆20Feb 4, 2026Updated last week
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 10 months ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆17Dec 2, 2025Updated 2 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 4, 2026Updated last week
- ☆21Nov 18, 2022Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 10 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- CMake based hardware build system☆35Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- ☆24Nov 14, 2023Updated 2 years ago
- A design automation framework to engineer decision diagrams yourself☆25Feb 9, 2026Updated last week
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 8 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆40Dec 11, 2025Updated 2 months ago
- ☆36Apr 20, 2021Updated 4 years ago
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- GUI disassembler and binary analysis tool utilizing GNU binutils☆44Aug 5, 2023Updated 2 years ago
- A tiny yet powerful jQuery-like JavaScript library that simplifies the client-side scripting of HTML.☆12Apr 2, 2025Updated 10 months ago
- A minimal command line Minecraft launcher + API with in-built support for mod loaders.☆20Jan 15, 2026Updated last month
- A "general-purpose" tracing tool☆39Jun 22, 2015Updated 10 years ago
- ☆103Aug 29, 2025Updated 5 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago