yuzeng2333 / autoGenILALinks
Automatic generation of architecture-level models for hardware from its RTL design.
☆14Updated 2 years ago
Alternatives and similar repositories for autoGenILA
Users that are interested in autoGenILA are comparing it to the libraries listed below
Sorting:
- ☆12Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 9 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Arithmetic multiplier benchmarks☆11Updated 8 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆31Updated 9 months ago
- Using e-graphs for logic synthesis☆30Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- ☆19Updated 5 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Updated 2 months ago
- ☆13Updated 4 years ago
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- ☆10Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- ☆16Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- ☆44Updated last year
- ☆20Updated last year
- ☆19Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 weeks ago
- ☆14Updated 5 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆48Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ☆20Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated last year