yuzeng2333 / autoGenILA
Automatic generation of architecture-level models for hardware from its RTL design.
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for autoGenILA
- ☆12Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 4 months ago
- This is a python repo for flattening Verilog☆13Updated last month
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆23Updated last year
- A high-performance implementation of the IC3/PDR algorithm in Rust.☆16Updated this week
- ☆11Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆13Updated 5 months ago
- ☆12Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 weeks ago
- ☆13Updated last year
- DATuner Repository☆18Updated 6 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- ☆15Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- ILA Model Database☆20Updated 4 years ago
- ☆11Updated 4 years ago
- ☆12Updated last year
- ☆14Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆17Updated 3 weeks ago
- ☆20Updated 6 months ago
- This is a repo to store circuit design datasets☆15Updated 10 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆21Updated 2 years ago
- ☆45Updated last month
- ☆12Updated 3 years ago