yuzeng2333 / autoGenILALinks
Automatic generation of architecture-level models for hardware from its RTL design.
☆14Updated 2 years ago
Alternatives and similar repositories for autoGenILA
Users that are interested in autoGenILA are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- ☆41Updated last year
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- ☆18Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 9 months ago
- ☆19Updated last year
- ☆13Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆52Updated 9 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- ☆19Updated 8 months ago
- ILA Model Database☆23Updated 5 years ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 11 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- ☆24Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- ☆19Updated last year
- ☆20Updated 2 years ago