Automatic generation of architecture-level models for hardware from its RTL design.
☆17Apr 12, 2023Updated 3 years ago
Alternatives and similar repositories for autoGenILA
Users that are interested in autoGenILA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆10Sep 29, 2024Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Certify Model Checking Witnesses in AIGER☆14Oct 16, 2026Updated 2 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- ☆15Feb 6, 2021Updated 5 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- Help people understand the ZKP mooc course of Berkeley☆14Feb 10, 2023Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- ☆13Jan 20, 2023Updated 3 years ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- Dafny examples☆10Apr 2, 2018Updated 8 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆30Sep 20, 2019Updated 7 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆30Sep 3, 2024Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆33Jun 23, 2025Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- ☆20Oct 2, 2026Updated last month
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- ☆50May 18, 2024Updated 2 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- CMSGen, a fast weighted uniform-like sampler☆12Nov 26, 2025Updated 11 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆22Nov 20, 2025Updated 11 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A generic parser and tool package for the BTOR2 format.☆50Oct 21, 2026Updated last week
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 6 years ago