yuzeng2333 / autoGenILALinks
Automatic generation of architecture-level models for hardware from its RTL design.
☆14Updated 2 years ago
Alternatives and similar repositories for autoGenILA
Users that are interested in autoGenILA are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- Arithmetic multiplier benchmarks☆11Updated 8 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆11Updated 3 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆39Updated last year
- Random Generator of Btor2 Files☆10Updated 2 years ago
- ☆41Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- ☆18Updated 4 years ago
- ☆20Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆28Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- ☆13Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated this week
- ☆20Updated 3 years ago
- A tool for checking the contract satisfaction for hardware designs☆11Updated last month
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- DATuner Repository☆17Updated 7 years ago
- ☆10Updated 4 years ago
- ILA Model Database☆24Updated 5 years ago
- Fast Symbolic Repair of Hardware Design Code☆28Updated 10 months ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆28Updated last week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year