yuzeng2333 / autoGenILALinks
Automatic generation of architecture-level models for hardware from its RTL design.
☆13Updated 2 years ago
Alternatives and similar repositories for autoGenILA
Users that are interested in autoGenILA are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 years ago
- ☆13Updated 4 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆22Updated 2 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- Random Generator of Btor2 Files☆10Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- ☆10Updated 5 years ago
- This is a repo to store circuit design datasets☆18Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 weeks ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- ☆18Updated last year
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- This is a python repo for flattening Verilog☆18Updated last month
- ☆16Updated 4 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- ☆19Updated 11 months ago
- ☆13Updated 4 years ago
- ☆16Updated last year
- BTOR2 MLIR project☆26Updated last year
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago
- ☆18Updated 2 years ago
- ☆10Updated 3 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 2 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆18Updated 2 weeks ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- ☆31Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ILA Model Database☆22Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆19Updated 2 months ago