TimingPredict / DatasetLinks
Timing prediction dataset download and instructions.
☆15Updated 2 years ago
Alternatives and similar repositories for Dataset
Users that are interested in Dataset are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆48Updated 9 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- ☆57Updated 4 years ago
- ☆46Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- Artificial Netlist Generator☆40Updated last year
- ☆31Updated last year
- RePlAce global placement tool☆237Updated 5 years ago
- ☆31Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆50Updated 2 months ago
- DATC RDF☆50Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 7 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Machine Generated Analog IC Layout☆248Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆70Updated 2 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆23Updated 9 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- EPFL logic synthesis benchmarks☆208Updated last month
- ☆74Updated 2 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆278Updated 3 months ago