TimingPredict / Dataset
Timing prediction dataset download and instructions.
☆15Updated last year
Alternatives and similar repositories for Dataset
Users that are interested in Dataset are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 8 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- Artificial Netlist Generator☆39Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆120Updated this week
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- ☆30Updated 4 years ago
- ☆43Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆47Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆134Updated 2 years ago
- ☆18Updated last year
- ☆20Updated 4 months ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- DATC RDF☆50Updated 4 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆28Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆55Updated last week
- ☆31Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- ☆30Updated 3 years ago
- ☆22Updated 6 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆55Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆29Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆47Updated 7 months ago