Timing prediction dataset download and instructions.
☆18Jun 7, 2023Updated 2 years ago
Alternatives and similar repositories for Dataset
Users that are interested in Dataset are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆92Aug 22, 2024Updated last year
- ☆33Dec 16, 2021Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".☆20Aug 13, 2025Updated 7 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆455Jul 17, 2025Updated 8 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆298Nov 23, 2025Updated 3 months ago
- ☆15Oct 24, 2019Updated 6 years ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- ☆19Oct 28, 2024Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Jan 19, 2025Updated last year
- ☆14Jul 19, 2024Updated last year
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago
- Aztec code generator in Python☆11Dec 17, 2024Updated last year
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated 6 months ago
- ☆31Oct 12, 2023Updated 2 years ago
- ☆16Feb 10, 2023Updated 3 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆31Sep 19, 2025Updated 6 months ago
- A picture bed based on GitHub.☆15May 15, 2023Updated 2 years ago
- Implementation of hMETIS☆12Aug 2, 2022Updated 3 years ago
- ☆15Jun 30, 2024Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 9 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆54Sep 22, 2025Updated 5 months ago
- UnOfficial Gradio Repo for ICML 2024 paper "Executable Code Actions Elicit Better LLM Agents" by Xingyao Wang, Yangyi Chen, Lifan Yuan, Y…☆16Sep 30, 2024Updated last year
- Niklas Een's ABC/ZZ framework☆24May 14, 2022Updated 3 years ago
- Deep learning toolkit-enabled VLSI placement☆956Feb 19, 2026Updated last month
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- Code release of "DeepOHeat: Operator Learning-based Ultra-fast Thermal Simulation in 3D-IC Design", DAC 2023. https://arxiv.org/pdf/2302.…☆32Sep 3, 2024Updated last year
- ☆61Mar 8, 2021Updated 5 years ago
- Variants of the Kaczmarz algorithm for solving linear systems in Python.☆13Sep 4, 2025Updated 6 months ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Jun 3, 2023Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- ☆10Dec 4, 2016Updated 9 years ago
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆17Sep 23, 2020Updated 5 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago