TimingPredict / DatasetLinks
Timing prediction dataset download and instructions.
☆15Updated 2 years ago
Alternatives and similar repositories for Dataset
Users that are interested in Dataset are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- Artificial Netlist Generator☆43Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 11 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- ☆47Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago
- Analog Placement Quality Prediction☆24Updated 2 years ago
- RePlAce global placement tool☆239Updated 5 years ago
- ☆22Updated 11 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆133Updated 2 months ago
- ☆31Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated 4 months ago
- Machine Generated Analog IC Layout☆255Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- DATC RDF☆50Updated 5 years ago
- ☆61Updated 3 weeks ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- GPU-based logic synthesis tool☆90Updated 2 months ago
- ☆29Updated last year
- ☆58Updated 4 years ago
- ☆31Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago