☆17Jul 11, 2021Updated 4 years ago
Alternatives and similar repositories for HyperFuzzer
Users that are interested in HyperFuzzer are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Fuzz everything! Now let's fuzz chip!☆34Feb 11, 2026Updated 2 weeks ago
- ☆17Nov 19, 2023Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- ☆21Feb 10, 2026Updated 2 weeks ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Mar 24, 2025Updated 11 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- ☆13Feb 14, 2026Updated 2 weeks ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- ☆14Sep 3, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- ☆15May 24, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- ☆15Nov 9, 2022Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated 2 months ago
- ☆20Jun 12, 2024Updated last year
- ☆28Mar 31, 2025Updated 11 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago