skmuduli92 / HyperFuzzer
☆15Updated 3 years ago
Alternatives and similar repositories for HyperFuzzer:
Users that are interested in HyperFuzzer are comparing it to the libraries listed below
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆21Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆18Updated this week
- ☆80Updated 8 months ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆19Updated 2 months ago
- ☆81Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆102Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆17Updated 8 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- Security Test Benchmark for Computer Architectures☆20Updated 2 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆11Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆25Updated 4 years ago
- ☆11Updated 8 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 4 months ago
- ☆17Updated 7 months ago
- RTLCheck☆19Updated 6 years ago
- ☆9Updated 9 years ago
- ☆11Updated 11 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆14Updated last month
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆13Updated 6 years ago
- Random Generator of Btor2 Files☆9Updated last year