☆18Jul 11, 2021Updated 5 years ago
Alternatives and similar repositories for HyperFuzzer
Users that are interested in HyperFuzzer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Mar 23, 2026Updated 4 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Fuzz everything! Now let's fuzz chip!☆44Jun 5, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- ☆16May 2, 2026Updated 3 months ago
- ☆65Mar 26, 2026Updated 4 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- PatchFuzz: Fuzzing for JavaScript Engine Incomplete Security Patches☆23Dec 17, 2025Updated 7 months ago
- ☆15Dec 6, 2023Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- The code of AAAI20 paper "Efficient Inference of Optimal Decision Trees"☆10Jun 26, 2020Updated 6 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- ☆26Mar 1, 2023Updated 3 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 3 years ago
- ☆102May 27, 2024Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- ☆91Jan 20, 2023Updated 3 years ago
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆100Dec 1, 2023Updated 2 years ago
- ☆23Mar 12, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆103Mar 29, 2024Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆208Apr 5, 2024Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆67Oct 28, 2024Updated last year
- Lock-free elimination back-off stack☆12Jan 6, 2022Updated 4 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago