A generic parser and tool package for the BTOR2 format.
☆47Sep 18, 2025Updated 6 months ago
Alternatives and similar repositories for btor2tools
Users that are interested in btor2tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 3 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- Reads a state transition system and performs property checking☆91Sep 12, 2025Updated 6 months ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆355Aug 23, 2024Updated last year
- AIGER And-Inverter-Graph Library☆98Feb 17, 2026Updated last month
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆140Updated this week
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- A model-based API Fuzzer for SMT Solvers.☆16Oct 14, 2025Updated 5 months ago
- ☆19Jul 12, 2024Updated last year
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…☆315Updated this week
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Pono: A flexible and extensible SMT-based model checker☆118Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week