☆44Apr 11, 2025Updated last year
Alternatives and similar repositories for AutoBench
Users that are interested in AutoBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆42Dec 21, 2025Updated 7 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆33Oct 20, 2024Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18Nov 19, 2023Updated 2 years ago
- ☆33Jul 1, 2024Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆67Oct 28, 2024Updated last year
- ☆15Jun 18, 2023Updated 3 years ago
- Verilog evaluation benchmark for large language model☆460Jul 14, 2025Updated last year
- ☆14Jun 12, 2024Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- The first large scale formally verified reasoning dataset for Verilog☆22May 16, 2025Updated last year
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- ☆204Jun 8, 2026Updated 2 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆76May 29, 2025Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 10 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆41May 17, 2024Updated 2 years ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆25Dec 17, 2024Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 9 months ago
- LLM4DV☆23Sep 30, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆43Jul 9, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- ☆19May 24, 2023Updated 3 years ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 3 years ago
- ☆11Apr 8, 2025Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆19Oct 17, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆218Nov 8, 2024Updated last year
- ☆30Jan 30, 2025Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Jul 21, 2026Updated 2 weeks ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆132Apr 11, 2025Updated last year
- ☆49May 18, 2024Updated 2 years ago