AutoBench / AutoBenchLinks
☆28Updated 5 months ago
Alternatives and similar repositories for AutoBench
Users that are interested in AutoBench are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆25Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆63Updated 5 months ago
- ☆23Updated 6 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆227Updated 8 months ago
- ☆40Updated last year
- Verilog evaluation benchmark for large language model☆323Updated 2 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆133Updated 2 months ago
- ☆54Updated 4 months ago
- ☆19Updated 2 years ago
- ☆23Updated last year
- ☆184Updated 11 months ago
- This is a repo to store circuit design datasets☆18Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- ☆91Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 9 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- ☆25Updated last year
- ☆77Updated 3 months ago