AutoBench / AutoBenchLinks
☆25Updated 4 months ago
Alternatives and similar repositories for AutoBench
Users that are interested in AutoBench are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆127Updated 9 months ago
- ☆24Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- ☆36Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆22Updated last year
- ☆53Updated 3 months ago
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆23Updated 4 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆220Updated 6 months ago
- ☆19Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Logic optimization and technology mapping tool.☆19Updated last year
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆47Updated 2 months ago
- Verilog evaluation benchmark for large language model☆308Updated last month
- ☆179Updated 10 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆58Updated 4 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆13Updated last week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 4 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆47Updated 8 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆32Updated last year
- ☆24Updated last year