AutoBench / AutoBenchLinks
☆25Updated 3 months ago
Alternatives and similar repositories for AutoBench
Users that are interested in AutoBench are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆35Updated 9 months ago
- An open-source benchmark for generating design RTL with natural language☆126Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆36Updated last year
- ☆22Updated last year
- ☆19Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆20Updated 3 months ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- ☆52Updated 2 months ago
- ☆23Updated 4 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆41Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 2 weeks ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆12Updated 2 months ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 6 months ago
- ☆24Updated last year
- GPU-based logic synthesis tool☆86Updated last month
- This is a repo to store circuit design datasets☆19Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 11 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 7 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆215Updated 6 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆54Updated 3 months ago
- Verilog evaluation benchmark for large language model☆299Updated 3 weeks ago
- ☆15Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆47Updated last month
- ☆179Updated 9 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago