AutoBench / AutoBenchLinks
☆31Updated 7 months ago
Alternatives and similar repositories for AutoBench
Users that are interested in AutoBench are comparing it to the libraries listed below
Sorting:
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆42Updated last year
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- ☆40Updated last year
- ☆30Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆55Updated 5 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆72Updated 7 months ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- ☆190Updated last year
- ☆20Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 3 months ago
- ☆25Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆236Updated 9 months ago
- Fast Symbolic Repair of Hardware Design Code☆28Updated 9 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- Verilog evaluation benchmark for large language model☆340Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- LLM Evaluation Benchmark on Hardware Formal Verification☆33Updated 7 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆18Updated 3 months ago
- ☆76Updated 5 months ago
- ☆18Updated 4 years ago
- ☆32Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆31Updated 5 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year