AutoBench / AutoBenchLinks
☆25Updated last month
Alternatives and similar repositories for AutoBench
Users that are interested in AutoBench are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆111Updated 6 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆13Updated last month
- ☆22Updated 11 months ago
- ☆17Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ☆52Updated last week
- ☆31Updated last year
- ☆30Updated 11 months ago
- ☆15Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated last year
- ☆27Updated this week
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆27Updated last week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- ☆15Updated 2 years ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆13Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- This is a repo to store circuit design datasets☆17Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 5 months ago
- ☆21Updated 2 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- A Formal Verification Framework for Chisel☆18Updated last year
- ☆13Updated 9 months ago