AutoBench / AutoBenchLinks
☆28Updated 5 months ago
Alternatives and similar repositories for AutoBench
Users that are interested in AutoBench are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆130Updated 10 months ago
- ☆23Updated 5 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆24Updated 5 months ago
- ☆37Updated last year
- ☆19Updated 2 years ago
- ☆53Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆61Updated 5 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 5 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- ☆180Updated 11 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆224Updated 7 months ago
- ☆23Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- Verilog evaluation benchmark for large language model☆315Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- Logic optimization and technology mapping tool.☆19Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆52Updated 3 months ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 7 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆48Updated 9 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- Fix syntax errors of LLM-generated RTL☆35Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- ☆30Updated last year
- ☆17Updated 4 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 11 months ago