cascade-artifacts-designs / cascade-metaLinks
☆11Updated 5 months ago
Alternatives and similar repositories for cascade-meta
Users that are interested in cascade-meta are comparing it to the libraries listed below
Sorting:
- All the tools you need to reproduce the CellIFT paper experiments☆22Updated 7 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- ☆87Updated 2 years ago
- ☆16Updated 4 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- ☆23Updated 6 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆34Updated 3 years ago
- Hardware Formal Verification Tool☆67Updated last month
- rfuzz: coverage-directed fuzzing for RTL research platform☆111Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆18Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 5 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆21Updated 3 weeks ago
- ☆25Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last week
- ☆95Updated last year
- ☆12Updated last year
- ☆18Updated 3 months ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆20Updated 10 months ago
- Recent papers related to hardware formal verification.☆73Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 5 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆135Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆19Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆71Updated 6 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- A tool for checking the contract satisfaction for hardware designs☆11Updated 2 weeks ago
- ☆17Updated last year