cascade-artifacts-designs / cascade-metaLinks
☆13Updated 9 months ago
Alternatives and similar repositories for cascade-meta
Users that are interested in cascade-meta are comparing it to the libraries listed below
Sorting:
- All the tools you need to reproduce the CellIFT paper experiments☆23Updated 11 months ago
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- ☆27Updated 9 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18Updated 5 years ago
- ☆14Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- ☆101Updated last year
- Hardware Formal Verification Tool☆85Updated this week
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- ☆87Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 4 years ago
- ☆25Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆50Updated 9 months ago
- ☆17Updated 4 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated 2 weeks ago
- Fuzz everything! Now let's fuzz chip!☆31Updated last week
- Recent papers related to hardware formal verification.☆76Updated 2 years ago
- Hack@DAC 2021☆14Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆138Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Fuzzing for SpinalHDL☆17Updated 3 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆68Updated 6 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- ☆17Updated 2 years ago
- ☆19Updated last year
- Automated Repair of Verilog Hardware Descriptions☆35Updated last year
- ☆20Updated 7 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Updated 7 months ago