The first large scale formally verified reasoning dataset for Verilog
☆25May 16, 2025Updated last year
Alternatives and similar repositories for VeriThoughts
Users that are interested in VeriThoughts are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 10 months ago
- ☆238Jun 8, 2026Updated 4 months ago
- ☆58Jan 6, 2026Updated 9 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆27Dec 17, 2024Updated last year
- ☆50May 18, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆30Jan 30, 2025Updated last year
- [ICCAD 22]DeePEB: A neural network based PEB solver☆12Feb 17, 2023Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Hack@DAC 2021☆20Jul 24, 2024Updated 2 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆51Jul 22, 2026Updated 2 months ago
- ☆46Apr 11, 2025Updated last year
- Unified Sparse Library Wrapper Based on cuSPARSE☆12May 24, 2022Updated 4 years ago
- ☆21Oct 17, 2024Updated last year
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆20Feb 25, 2026Updated 7 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- ☆63Jul 13, 2026Updated 3 months ago
- ARCH hardware description language and compiler☆78Updated this week
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24May 20, 2026Updated 4 months ago
- ☆64Mar 10, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆30Jun 9, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- [ICLR 2025 Spotlight] LayerDAG: A Layerwise Autoregressive Diffusion Model of Directed Acyclic Graphs☆30Jan 26, 2025Updated last year
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆35Jul 3, 2026Updated 3 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆35Oct 20, 2024Updated last year
- GeoT: Tensor Centric Library for Graph Neural Network via Efficient Segment Reduction on GPU☆24Mar 27, 2025Updated last year
- Visual and Embodied Concepts evaluation benchmark☆21Oct 10, 2023Updated 3 years ago
- ☆43Dec 21, 2025Updated 9 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- ☆14Dec 31, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Feb 6, 2021Updated 5 years ago
- ☆188Mar 10, 2025Updated last year
- ☆14Dec 31, 2023Updated 2 years ago
- ☆36Mar 31, 2025Updated last year
- A web GUI for Slurm job management☆11Feb 23, 2023Updated 3 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- Firmware for the CTS-SAT-1 ("FrontierSat") mission. Runs on the STM32-based Onboard Computer.☆19Oct 5, 2026Updated last week