Generative Benchmark for LLM-Aided Hardware Design
☆27Jun 4, 2025Updated 9 months ago
Alternatives and similar repositories for GenBen
Users that are interested in GenBen are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆53Oct 28, 2024Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 9 months ago
- commit rtl and build cosim env☆36Mar 29, 2024Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated last year
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆25Jan 25, 2026Updated last month
- Automated Repair of Verilog Hardware Descriptions☆37Jan 16, 2025Updated last year
- UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition☆32Jan 20, 2014Updated 12 years ago
- ☆38Apr 11, 2025Updated 11 months ago
- Reasoning LLMs optimized for Chisel code generation☆24Jun 19, 2025Updated 9 months ago
- ☆268Jul 8, 2024Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆40Apr 3, 2025Updated 11 months ago
- RISC-V Functional ISA Simulator☆20Updated this week
- A dictionary used by programmers in Vim☆12Oct 24, 2017Updated 8 years ago
- ☆38Dec 21, 2025Updated 3 months ago
- ☆10Apr 8, 2025Updated 11 months ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- ☆20Mar 12, 2026Updated last week
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- 🧠️🖥️2️⃣️0️⃣️0️⃣️1️⃣️🏠️ The source repository for the open source AI2001 Artificial Intelligence project.☆24Aug 8, 2025Updated 7 months ago
- drone_security☆14Jun 18, 2021Updated 4 years ago
- An implementation for Sugyama's algorithm for displaying a layered graph.☆24Sep 21, 2025Updated 6 months ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ☆13Feb 14, 2026Updated last month
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated 11 months ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz☆29Dec 5, 2018Updated 7 years ago
- ☆15Sep 3, 2024Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated 10 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆22Apr 12, 2025Updated 11 months ago
- Verilog evaluation benchmark for large language model☆386Jul 14, 2025Updated 8 months ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- ☆55Oct 8, 2024Updated last year
- [AST'26] LLAMAFUZZ: Large Language Model Enhanced Greybox Fuzzing☆23Dec 3, 2024Updated last year