Generative Benchmark for LLM-Aided Hardware Design
☆29Jun 4, 2025Updated last year
Alternatives and similar repositories for GenBen
Users that are interested in GenBen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆63Oct 28, 2024Updated last year
- ☆52Aug 7, 2025Updated 10 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆26Jun 9, 2025Updated last year
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆33May 30, 2026Updated last week
- ☆42Apr 11, 2025Updated last year
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated 11 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- RISC-V Functional ISA Simulator☆20May 28, 2026Updated last week
- ☆286Jul 8, 2024Updated last year
- PatchFuzz: Fuzzing for JavaScript Engine Incomplete Security Patches☆23Dec 17, 2025Updated 5 months ago
- A dictionary used by programmers in Vim☆12Oct 24, 2017Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆11Apr 8, 2025Updated last year
- Papers on LLM4EDA from 2023 and 2024☆48Jul 6, 2024Updated last year
- ☆42Dec 21, 2025Updated 5 months ago
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- An open-source benchmark for generating design RTL with natural language☆200Nov 8, 2024Updated last year
- ☆23Mar 12, 2026Updated 2 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- 简洁的测试平台日志，波形(FSDB/VCD)，根因分析MCP Server. A Simple and Universal MCP Server to Debug Testbench Simulation Failures Via Log Parsing And Wave…☆47Updated this week
- Fast Symbolic Repair of Hardware Design Code☆38Jan 20, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- drone_security☆14Jun 18, 2021Updated 4 years ago
- An implementation for Sugyama's algorithm for displaying a layered graph.☆27Sep 21, 2025Updated 8 months ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ☆16May 2, 2026Updated last month
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hack@DAC 2021☆19Jul 24, 2024Updated last year
- ☆15Mar 23, 2026Updated 2 months ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated last year
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆102Mar 29, 2024Updated 2 years ago
- This is a repo to store circuit design datasets☆18Jan 17, 2024Updated 2 years ago
- ☆18Nov 19, 2023Updated 2 years ago