Generative Benchmark for LLM-Aided Hardware Design
☆29Jun 4, 2025Updated last year
Alternatives and similar repositories for GenBen
Users that are interested in GenBen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆64Oct 28, 2024Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- ☆30Jan 30, 2025Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆21Jan 28, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16May 2, 2026Updated 2 months ago
- ☆42Dec 21, 2025Updated 6 months ago
- ☆57Jul 13, 2026Updated last week
- Benchmarking LLM agents on real-world hardware bug repair tasks☆35Jun 28, 2026Updated 3 weeks ago
- ☆30Jun 25, 2024Updated 2 years ago
- ☆292Jul 8, 2024Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- 软件工程与形式化方法相关前沿工作阅读与分享☆36Oct 27, 2025Updated 8 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Papers on LLM4EDA from 2023 and 2024☆47Jul 6, 2024Updated 2 years ago
- ☆27Apr 14, 2026Updated 3 months ago
- ☆18Nov 19, 2023Updated 2 years ago
- 简洁的测试平台日志，波形(FSDB/VCD)，根因分析MCP Server. A Simple and Universal MCP Server to Debug Testbench Simulation Failures Via Log Parsing And Wave…☆56Updated this week
- Fuzz everything! Now let's fuzz chip!☆43Jun 5, 2026Updated last month
- Fix syntax errors of LLM-generated RTL☆56May 23, 2024Updated 2 years ago
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated last year
- ☆46Updated this week
- LLM-aided Hardware Design and Verification☆34May 11, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- work in progress, playing around with btor2 in rust☆15Updated this week
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆31Jul 24, 2025Updated 11 months ago
- MCP server to read waveform files☆43May 4, 2026Updated 2 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 9 months ago
- Verilog evaluation benchmark for large language model☆453Jul 14, 2025Updated last year
- ☆174Mar 10, 2025Updated last year
- ☆13Jun 12, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆57Oct 8, 2024Updated last year
- Code for paper 'ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection'☆15Jul 4, 2025Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆209Nov 8, 2024Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆45Feb 23, 2026Updated 4 months ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆103Mar 29, 2024Updated 2 years ago