Generative Benchmark for LLM-Aided Hardware Design
☆27Jun 4, 2025Updated 8 months ago
Alternatives and similar repositories for GenBen
Users that are interested in GenBen are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- ☆33Aug 7, 2025Updated 6 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 8 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated 2 months ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆32Jun 5, 2024Updated last year
- UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition☆32Jan 20, 2014Updated 12 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- ☆36Apr 11, 2025Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆160Nov 8, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- ☆44May 18, 2024Updated last year
- ☆265Jul 8, 2024Updated last year
- Fast Sparse Multifrontal Solver☆11May 27, 2015Updated 10 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- ☆14Jun 22, 2022Updated 3 years ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆23Jan 25, 2026Updated last month
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- Image data augmentation via flipping and rotation.☆11Jan 16, 2019Updated 7 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- The first large scale formally verified reasoning dataset for Verilog☆19May 16, 2025Updated 9 months ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Mar 24, 2025Updated 11 months ago
- Official implementation.☆26Jul 1, 2025Updated 8 months ago
- PyBitmessage API frontend for Android using QT5 and python 3☆12Oct 3, 2018Updated 7 years ago
- CHERI sample C programs☆12Jan 16, 2025Updated last year
- SOLID principles using modern C++☆10Dec 11, 2021Updated 4 years ago
- ☆10Jan 9, 2017Updated 9 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Parametric GPIO Peripheral☆12Jan 30, 2025Updated last year
- r2live相关论文、代码中文注释以及代码改动☆11Sep 24, 2021Updated 4 years ago
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago