ChatDesignVerification / GenBenLinks
Generative Benchmark for LLM-Aided Hardware Design
☆23Updated 2 months ago
Alternatives and similar repositories for GenBen
Users that are interested in GenBen are comparing it to the libraries listed below
Sorting:
- ☆60Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆103Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆63Updated 4 years ago
- ☆34Updated 6 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- Sample UVM code for axi ram dut☆36Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- Input / Output Physical Memory Protection Unit for RISC-V☆12Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- Download proccedings from DVCon☆22Updated 4 years ago
- ☆44Updated 11 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆170Updated this week
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆42Updated 5 years ago
- Advanced Architecture Labs with CVA6☆66Updated last year
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- ☆15Updated 6 years ago
- amba3 apb/axi vip☆51Updated 10 years ago
- UVM register utility generation by inputting xls table☆38Updated 2 years ago
- ☆55Updated 9 years ago
- UVM实战随书源码☆54Updated 6 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆50Updated last year
- An open-source benchmark for generating design RTL with natural language☆127Updated 9 months ago
- JSON lib in Systemverilog☆44Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago