Generative Benchmark for LLM-Aided Hardware Design
☆29Jun 4, 2025Updated 10 months ago
Alternatives and similar repositories for GenBen
Users that are interested in GenBen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆57Oct 28, 2024Updated last year
- ☆38Aug 7, 2025Updated 8 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆24Jun 9, 2025Updated 10 months ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆28Jan 25, 2026Updated 2 months ago
- Automated Repair of Verilog Hardware Descriptions☆38Jan 16, 2025Updated last year
- UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition☆32Jan 20, 2014Updated 12 years ago
- ☆39Apr 11, 2025Updated 11 months ago
- Reasoning LLMs optimized for Chisel code generation☆25Jun 19, 2025Updated 9 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆41Apr 3, 2025Updated last year
- ☆275Jul 8, 2024Updated last year
- RISC-V Functional ISA Simulator☆20Mar 16, 2026Updated 3 weeks ago
- PatchFuzz: Fuzzing for JavaScript Engine Incomplete Security Patches☆20Dec 17, 2025Updated 3 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A dictionary used by programmers in Vim☆12Oct 24, 2017Updated 8 years ago
- ☆10Apr 8, 2025Updated last year
- ☆40Dec 21, 2025Updated 3 months ago
- Papers on LLM4EDA from 2023 and 2024☆47Jul 6, 2024Updated last year
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- ☆22Mar 12, 2026Updated 3 weeks ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆34Jan 20, 2025Updated last year
- drone_security☆14Jun 18, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- An implementation for Sugyama's algorithm for displaying a layered graph.☆26Sep 21, 2025Updated 6 months ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ☆13Feb 14, 2026Updated last month
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- 南京大学2022春季PA实验☆13Aug 27, 2023Updated 2 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Hack@DAC 2021☆18Jul 24, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz☆29Dec 5, 2018Updated 7 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆100Mar 29, 2024Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆22Apr 12, 2025Updated 11 months ago