ChatDesignVerification / GenBenLinks
Generative Benchmark for LLM-Aided Hardware Design
☆26Updated 7 months ago
Alternatives and similar repositories for GenBen
Users that are interested in GenBen are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆153Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆48Updated last year
- ☆33Updated 3 weeks ago
- ☆28Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- This is a python repo for flattening Verilog☆20Updated last month
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- ☆40Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last month
- Advanced Architecture Labs with CVA6☆73Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆203Updated 4 months ago
- ☆68Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- Vector processor for RISC-V vector ISA☆135Updated 5 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆191Updated 3 weeks ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆26Updated last year
- ☆46Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- A Fast, Low-Overhead On-chip Network☆261Updated last month
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆19Updated last week
- ☆57Updated 6 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆39Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆55Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆141Updated 7 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆200Updated 5 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Updated 5 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆248Updated 11 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- An open-source UCIe controller implementation☆82Updated this week