ChatDesignVerification / GenBenLinks
Generative Benchmark for LLM-Aided Hardware Design
☆26Updated 8 months ago
Alternatives and similar repositories for GenBen
Users that are interested in GenBen are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆49Updated last year
- An open-source benchmark for generating design RTL with natural language☆154Updated last year
- ☆33Updated last month
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆45Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- ☆40Updated 6 years ago
- ☆32Updated 6 months ago
- Advanced Architecture Labs with CVA6☆76Updated 2 years ago
- ☆70Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆208Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆58Updated last year
- An open-source UCIe implementation☆82Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Updated last month
- A verilog implementation for Network-on-Chip☆81Updated 8 years ago
- ☆58Updated 6 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Updated 2 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆85Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- A dynamic verification library for Chisel.☆160Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Updated 7 years ago
- SystemVerilog modules and classes commonly used for verification☆57Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆197Updated 3 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Updated 5 years ago