ChatDesignVerification / GenBenLinks
Generative Benchmark for LLM-Aided Hardware Design
☆24Updated 6 months ago
Alternatives and similar repositories for GenBen
Users that are interested in GenBen are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- An open-source benchmark for generating design RTL with natural language☆152Updated last year
- ☆31Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆19Updated 10 months ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆189Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last week
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆43Updated last year
- ☆25Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆255Updated last week
- This is a python repo for flattening Verilog☆20Updated last week
- An open-source UCIe controller implementation☆80Updated this week
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- ☆66Updated 3 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- ☆40Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆133Updated 10 months ago
- ☆26Updated last year
- ☆33Updated 8 months ago
- Papers on LLM4EDA from 2023 and 2024☆46Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- Advanced Architecture Labs with CVA6☆71Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆198Updated 3 months ago
- ☆57Updated 6 years ago
- ☆214Updated 6 months ago