ChatDesignVerification / GenBenLinks
Generative Benchmark for LLM-Aided Hardware Design
☆23Updated 5 months ago
Alternatives and similar repositories for GenBen
Users that are interested in GenBen are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆107Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆221Updated 2 weeks ago
- ☆30Updated 7 months ago
- An open-source UCIe controller implementation☆76Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆180Updated 2 months ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆44Updated last year
- ☆65Updated 3 years ago
- ☆57Updated 6 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆14Updated 2 years ago
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆107Updated 5 years ago
- ☆37Updated 6 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆40Updated last year
- A Fast, Low-Overhead On-chip Network☆239Updated last week
- ☆45Updated 3 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆185Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆122Updated 8 months ago
- EDA wiki☆135Updated 2 weeks ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆19Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆206Updated 4 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆83Updated 7 years ago