IPRC-DIP / RealBenchLinks
☆24Updated 4 months ago
Alternatives and similar repositories for RealBench
Users that are interested in RealBench are comparing it to the libraries listed below
Sorting:
- Generative Benchmark for LLM-Aided Hardware Design☆23Updated 6 months ago
- An open-source benchmark for generating design RTL with natural language☆150Updated last year
- ☆41Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆75Updated 8 months ago
- ☆31Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆53Updated 11 months ago
- ☆33Updated 8 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆240Updated 10 months ago
- ☆15Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆27Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆70Updated 6 months ago
- This is a python repo for flattening Verilog☆20Updated 7 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆29Updated 8 months ago
- ☆33Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆30Updated 5 months ago
- ☆20Updated 3 years ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆27Updated last year
- ☆257Updated last year
- ☆192Updated last year
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆49Updated 4 months ago
- ☆26Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆21Updated last week
- Verilog evaluation benchmark for large language model☆350Updated 4 months ago
- ☆54Updated 6 months ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated last year
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- ☆51Updated last year