☆62Jul 13, 2026Updated 2 months ago
Alternatives and similar repositories for RealBench
Users that are interested in RealBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Jul 26, 2026Updated last month
- ☆50May 18, 2024Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆229Aug 15, 2026Updated last month
- ☆57Jan 6, 2026Updated 8 months ago
- ☆183Mar 10, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog evaluation benchmark for large language model☆473Jul 14, 2025Updated last year
- A comprehensive benchmark for AI-aided chip design☆41Aug 6, 2026Updated last month
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆32Jul 3, 2026Updated 2 months ago
- ☆21Oct 17, 2024Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆35Dec 11, 2025Updated 9 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆35Oct 20, 2024Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated 2 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆136Apr 11, 2025Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆24Jan 28, 2026Updated 7 months ago
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- Reasoning LLMs optimized for Chisel code generation☆26Jun 19, 2025Updated last year
- ☆65Sep 4, 2025Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆322Feb 9, 2025Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆49Jul 22, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆28Jul 27, 2026Updated last month
- Project Status: Discontinued, New repository: spec2rtl-plugin☆31Feb 1, 2026Updated 7 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 11 months ago
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- ☆29Aug 18, 2025Updated last year
- ☆296Jul 8, 2024Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆26Dec 17, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆62Mar 10, 2025Updated last year
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆112Updated this week
- ☆15Oct 8, 2024Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- [Mlsys'22] Understanding gnn computational graph: A coordinated computation, io, and memory perspective☆22Sep 11, 2023Updated 3 years ago
- ☆58Oct 8, 2024Updated last year
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆110Jul 29, 2025Updated last year