IPRC-DIP / RealBenchLinks
☆28Updated 5 months ago
Alternatives and similar repositories for RealBench
Users that are interested in RealBench are comparing it to the libraries listed below
Sorting:
- Generative Benchmark for LLM-Aided Hardware Design☆26Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆153Updated last year
- ☆33Updated 3 weeks ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆84Updated 9 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- ☆16Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆48Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆248Updated 11 months ago
- Verilog evaluation benchmark for large language model☆363Updated 6 months ago
- ☆35Updated 9 months ago
- ☆44Updated last year
- ☆195Updated last year
- ☆33Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- Fix syntax errors of LLM-generated RTL☆40Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated last month
- ☆52Updated last year
- UnityChip Verification AI-Agent☆82Updated this week
- Papers on LLM4EDA from 2023 and 2024☆46Updated last year
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆28Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆29Updated 4 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆77Updated 7 months ago
- EDA wiki☆136Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- ☆258Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆32Updated 7 months ago