Alternatives and similar repositories for RealBench

Users that are interested in RealBench are comparing it to the libraries listed below

• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆26Updated 7 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆153Updated last year
• AutoBench / CorrectBench
  ☆33Updated 3 weeks ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆84Updated 9 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆55Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆16Updated last year
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆48Updated last year
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆248Updated 11 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆363Updated 6 months ago
• AutoBench / AutoBench
  ☆35Updated 9 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year
• shailja-thakur / VGen
  ☆195Updated last year
• magicYang1573 / llm-hardware-test-generation
  ☆33Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆64Updated 7 months ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆40Updated last year
• hkust-zhiyao / PANDA
  PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions
  ☆17Updated 2 years ago
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆31Updated 2 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated last month
• GATECH-EIC / mg-verilog
  ☆52Updated last year
• XS-MLVP / UCAgent
  UnityChip Verification AI-Agent
  ☆82Updated this week
• Picrew / EDA_LLM
  Papers on LLM4EDA from 2023 and 2024
  ☆46Updated last year
• Heresyrac / Gemmini_doc
  关于移植模型至gemmini的文档
  ☆32Updated 3 years ago
• pku-liang / OriGen
  OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
  ☆28Updated last year
• iCAS-SJTU / Shift-Left-EDA-Papers
  This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).
  ☆29Updated 4 months ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆77Updated 7 months ago
• pkuzjx / EDA-wiki
  EDA wiki
  ☆136Updated 2 months ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆62Updated 4 years ago
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆91Updated 10 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆258Updated last year
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆32Updated 7 months ago