morenes / AutoCC
Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operates at RTL to exhaustively examine any machine state left by a process after a context switch that creates an execution difference.
☆17Updated 4 months ago
Alternatives and similar repositories for AutoCC:
Users that are interested in AutoCC are comparing it to the libraries listed below
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ☆17Updated 9 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated last month
- ☆11Updated 4 years ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- ILA Model Database☆22Updated 4 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆30Updated last week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆9Updated 9 years ago
- Open source RTL simulation acceleration on commodity hardware☆24Updated last year
- ☆17Updated 8 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Integer Multiplier Generator for Verilog☆20Updated last year
- Code repository for Coppelia tool☆22Updated 4 years ago
- ☆13Updated 4 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- Testing processors with Random Instruction Generation☆35Updated this week
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Equivalence checking with Yosys☆40Updated last month
- ☆23Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆19Updated last month
- ☆11Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- ☆26Updated 7 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- RTLCheck☆20Updated 6 years ago