morenes / AutoCC
Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operates at RTL to exhaustively examine any machine state left by a process after a context switch that creates an execution difference.
☆17Updated 5 months ago
Alternatives and similar repositories for AutoCC:
Users that are interested in AutoCC are comparing it to the libraries listed below
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ☆17Updated 10 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated last month
- ☆12Updated 4 years ago
- RTLCheck☆21Updated 6 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated last month
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- ☆18Updated 9 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- ILA Model Database☆22Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 3 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated this week
- ☆9Updated 9 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆13Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆12Updated 10 months ago
- ☆11Updated 3 years ago
- ☆26Updated 7 years ago
- Source files to reproduce the results shown for A-QED at DAC 2020☆8Updated 4 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆19Updated last year
- Integer Multiplier Generator for Verilog☆22Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 2 months ago
- This is a python repo for flattening Verilog☆16Updated last week
- Hardware Formal Verification☆15Updated 4 years ago