morenes / AutoCC
Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operates at RTL to exhaustively examine any machine state left by a process after a context switch that creates an execution difference.
☆16Updated 3 months ago
Alternatives and similar repositories for AutoCC:
Users that are interested in AutoCC are comparing it to the libraries listed below
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 10 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆28Updated this week
- Fast Symbolic Repair of Hardware Design Code☆22Updated last month
- ☆26Updated 7 years ago
- ☆17Updated 8 months ago
- ILA Model Database☆22Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆23Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- This is a python repo for flattening Verilog☆15Updated last month
- ☆12Updated 3 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- DASS HLS Compiler☆28Updated last year
- The RTL source for AnyCore RISC-V☆31Updated 2 years ago
- ☆15Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆30Updated 3 weeks ago
- RISC-V Virtual Prototype☆40Updated 3 years ago
- ☆9Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- ☆11Updated 4 years ago
- Testing processors with Random Instruction Generation☆32Updated 2 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- ☆23Updated 4 years ago
- ☆32Updated this week