morenes / AutoCCLinks
Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operates at RTL to exhaustively examine any machine state left by a process after a context switch that creates an execution difference.
☆20Updated 11 months ago
Alternatives and similar repositories for AutoCC
Users that are interested in AutoCC are comparing it to the libraries listed below
Sorting:
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- ☆13Updated 5 years ago
- ☆19Updated last year
- ILA Model Database☆23Updated 5 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- ☆17Updated last year
- ☆29Updated 8 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆34Updated 3 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 6 years ago
- ☆12Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- Hardware Formal Verification☆15Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- ☆27Updated 5 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- IOPMP IP☆19Updated 2 months ago
- ☆33Updated 6 months ago
- ☆23Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago