morenes / AutoCC
Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operates at RTL to exhaustively examine any machine state left by a process after a context switch that creates an execution difference.
☆17Updated 5 months ago
Alternatives and similar repositories for AutoCC:
Users that are interested in AutoCC are comparing it to the libraries listed below
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- ☆17Updated 9 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- ILA Model Database☆22Updated 4 years ago
- ☆11Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- RTLCheck☆20Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- ☆26Updated 7 years ago
- ☆32Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆17Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- ☆13Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- DASS HLS Compiler☆29Updated last year
- Equivalence checking with Yosys☆40Updated last week
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- ☆15Updated 2 years ago
- Hardware Formal Verification☆15Updated 4 years ago