morenes / AutoCCLinks
Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operates at RTL to exhaustively examine any machine state left by a process after a context switch that creates an execution difference.
☆20Updated last year
Alternatives and similar repositories for AutoCC
Users that are interested in AutoCC are comparing it to the libraries listed below
Sorting:
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- ILA Model Database☆24Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- ☆19Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- ☆13Updated 5 years ago
- ☆29Updated 8 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 9 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 3 years ago
- ☆12Updated 4 years ago
- RISC-V Virtual Prototype☆44Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- DASS HLS Compiler☆29Updated 2 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆79Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- ☆33Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Fuzzing for SpinalHDL☆16Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- RTLCheck☆22Updated 7 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆22Updated 4 months ago