morenes / AutoCCLinks
Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operates at RTL to exhaustively examine any machine state left by a process after a context switch that creates an execution difference.
☆19Updated 8 months ago
Alternatives and similar repositories for AutoCC
Users that are interested in AutoCC are comparing it to the libraries listed below
Sorting:
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 2 weeks ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆13Updated 4 years ago
- ☆18Updated last year
- ILA Model Database☆23Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 weeks ago
- Hardware Formal Verification☆15Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- ☆27Updated 7 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆12Updated 3 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated this week
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- ☆19Updated last year
- RTLCheck☆22Updated 6 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆23Updated 3 months ago
- ☆17Updated 3 weeks ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- ☆16Updated last month
- Equivalence checking with Yosys☆45Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago