morenes / AutoCCLinks
Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operates at RTL to exhaustively examine any machine state left by a process after a context switch that creates an execution difference.
☆19Updated 9 months ago
Alternatives and similar repositories for AutoCC
Users that are interested in AutoCC are comparing it to the libraries listed below
Sorting:
- ☆13Updated 4 years ago
- ILA Model Database☆23Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- ☆18Updated last year
- Fast Symbolic Repair of Hardware Design Code☆25Updated 6 months ago
- ☆27Updated 7 years ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- ☆12Updated 4 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- DASS HLS Compiler☆29Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆18Updated 2 years ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- ☆15Updated last month
- Mirror of tachyon-da cvc Verilog simulator☆47Updated 2 years ago
- ☆19Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆35Updated 9 months ago
- Hardware Formal Verification☆15Updated 4 years ago
- RISC-V Virtual Prototype☆44Updated 3 years ago
- ☆9Updated 9 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- RISC-V IOMMU in verilog☆17Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆58Updated last week
- ☆19Updated last year
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago