uwsampa / mcpat
McPAT modeling framework
☆12Updated 10 years ago
Alternatives and similar repositories for mcpat
Users that are interested in mcpat are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- MAESTRO binary release☆22Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- ☆26Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆10Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- ☆25Updated 3 years ago
- Heterogenous ML accelerator☆18Updated last week
- MAERI public release☆31Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- ☆23Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 5 months ago
- agile hardware-software co-design☆46Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆9Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- ☆16Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year