CMU-SAFARI / ramulator
A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf
☆611Updated last year
Alternatives and similar repositories for ramulator:
Users that are interested in ramulator are comparing it to the libraries listed below
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆338Updated 6 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆432Updated 7 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆280Updated 2 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆263Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆395Updated this week
- Network on Chip Simulator☆257Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆241Updated 3 months ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆421Updated 10 months ago
- BookSim 2.0☆300Updated 7 months ago
- The OpenPiton Platform☆666Updated 4 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆228Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆343Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆547Updated this week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆191Updated last year
- Berkeley's Spatial Array Generator☆869Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 3 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆178Updated 4 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆557Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆353Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆399Updated 2 weeks ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆153Updated 2 years ago
- ☆154Updated 3 weeks ago
- Fast and accurate DRAM power and energy estimation tool☆147Updated this week
- ☆302Updated 5 months ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆130Updated last year
- Instruction Set Generator initially contributed by Futurewei☆271Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,009Updated this week
- RISC-V SystemC-TLM simulator☆295Updated last month
- A Linux-capable RISC-V multicore for and by the world☆656Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆454Updated this week