CMU-SAFARI / ramulatorLinks
A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf
☆658Updated 2 years ago
Alternatives and similar repositories for ramulator
Users that are interested in ramulator are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆412Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆494Updated last year
- DRAMSim2: A cycle accurate DRAM simulator☆283Updated 4 years ago
- BookSim 2.0☆369Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆402Updated 2 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆629Updated last week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆209Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated 2 weeks ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆248Updated 3 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆198Updated 5 years ago
- A fast and scalable x86-64 multicore simulator☆377Updated last year
- Network on Chip Simulator☆287Updated 2 months ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆188Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆463Updated 2 months ago
- Fast and accurate DRAM power and energy estimation tool☆179Updated this week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆482Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 3 months ago
- The OpenPiton Platform☆730Updated 2 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 3 weeks ago
- Modeling Architectural Platform☆208Updated last week
- Repository to host and maintain SCALE-Sim code☆352Updated last month
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆162Updated last year
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 3 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated 3 weeks ago
- The Sniper Multi-Core Simulator☆149Updated 11 months ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- This is the top-level repository for the Accel-Sim framework.☆481Updated 2 weeks ago
- ☆346Updated 3 weeks ago
- Vitis HLS LLVM source code and examples☆395Updated last week