CMU-SAFARI / ramulator
A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf
☆630Updated last year
Alternatives and similar repositories for ramulator:
Users that are interested in ramulator are comparing it to the libraries listed below
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆361Updated 8 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆323Updated 3 weeks ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆449Updated 10 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆270Updated 4 years ago
- BookSim 2.0☆324Updated 10 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆258Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆418Updated last month
- The OpenPiton Platform☆697Updated last month
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆444Updated last year
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆579Updated 3 weeks ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆232Updated 2 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆198Updated 2 years ago
- Berkeley's Spatial Array Generator☆930Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆369Updated this week
- A fast and scalable x86-64 multicore simulator☆354Updated last year
- ☆319Updated 7 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆159Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆276Updated last year
- Modeling Architectural Platform☆185Updated this week
- Random instruction generator for RISC-V processor verification☆1,097Updated 2 months ago
- chisel tutorial exercises and answers☆720Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 5 months ago
- educational microarchitectures for risc-v isa☆712Updated last month
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆183Updated 4 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆419Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆920Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆250Updated last month
- Common SystemVerilog components☆606Updated last week
- VeeR EH1 core☆869Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆480Updated 2 months ago