CMU-SAFARI / ramulatorLinks
A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf
☆649Updated 2 years ago
Alternatives and similar repositories for ramulator
Users that are interested in ramulator are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆396Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆481Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆369Updated last month
- DRAMSim2: A cycle accurate DRAM simulator☆278Updated 4 years ago
- BookSim 2.0☆356Updated last year
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆614Updated 3 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆300Updated 3 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆242Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆192Updated 5 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆205Updated 2 years ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆477Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated last month
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆174Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆371Updated last year
- Network on Chip Simulator☆287Updated last month
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆186Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆382Updated last month
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- Fast and accurate DRAM power and energy estimation tool☆173Updated 2 weeks ago
- Vitis HLS LLVM source code and examples☆394Updated 10 months ago
- The OpenPiton Platform☆725Updated this week
- Comment on the rocket-chip source code☆180Updated 6 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆162Updated last year
- Berkeley's Spatial Array Generator☆1,031Updated 4 months ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆279Updated 3 weeks ago
- Modeling Architectural Platform☆202Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆187Updated last week
- ☆337Updated 11 months ago
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year