A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf
☆717Jul 24, 2026Updated 2 months ago
Alternatives and similar repositories for ramulator
Users that are interested in ramulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆677Oct 9, 2026Updated last week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆518Aug 3, 2024Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆203Oct 1, 2022Updated 4 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆306Nov 11, 2020Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆220Sep 7, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆576Jun 25, 2024Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆405Oct 2, 2026Updated 2 weeks ago
- A fast and scalable x86-64 multicore simulator☆401Nov 27, 2023Updated 2 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆153Aug 24, 2023Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆63Sep 30, 2019Updated 7 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆265Oct 6, 2022Updated 4 years ago
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,752Oct 3, 2026Updated 2 weeks ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆47Jul 28, 2017Updated 9 years ago
- The official repository for the gem5 computer-system architecture simulator.☆2,875Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆57Jun 30, 2017Updated 9 years ago
- This is the top-level repository for the Accel-Sim framework.☆711Aug 26, 2026Updated last month
- ☆386May 11, 2023Updated 3 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆180Jun 8, 2026Updated 4 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆221Apr 18, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,421Updated this week
- A heterogeneous architecture timing model simulator.☆192Sep 7, 2026Updated last month
- BookSim 2.0☆479Jun 24, 2024Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆235Aug 8, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Berkeley's Spatial Array Generator☆1,514Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆192Jan 17, 2024Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆218Jan 8, 2026Updated 9 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆148Aug 22, 2026Updated last month
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆97Jul 27, 2023Updated 3 years ago
- A Toy-Purpose TPU Simulator☆24Jun 7, 2024Updated 2 years ago
- The Sniper Multi-Core Simulator☆195May 23, 2026Updated 4 months ago
- Processing-In-Memory (PIM) Simulator☆257Dec 12, 2024Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆530Jul 26, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆41Mar 1, 2019Updated 7 years ago
- Repository to host and maintain SCALE-Sim code☆536Jun 28, 2026Updated 3 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆772Sep 13, 2026Updated last month
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆72Jul 22, 2025Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆24Oct 9, 2020Updated 6 years ago
- An open-source static random access memory (SRAM) compiler.☆1,156Updated this week
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆58Jun 12, 2021Updated 5 years ago