CMU-SAFARI / ramulatorLinks
A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf
☆639Updated last year
Alternatives and similar repositories for ramulator
Users that are interested in ramulator are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆376Updated 10 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆341Updated last month
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆463Updated 11 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆273Updated 4 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆273Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated 2 weeks ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆457Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆200Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆360Updated last year
- BookSim 2.0☆336Updated 11 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Network on Chip Simulator☆271Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- The OpenPiton Platform☆707Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆702Updated last month
- SystemC Reference Implementation☆560Updated this week
- Berkeley's Spatial Array Generator☆961Updated last month
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆167Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Instruction Set Generator initially contributed by Futurewei☆285Updated last year
- Random instruction generator for RISC-V processor verification☆1,128Updated 4 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆931Updated last week
- Fast and accurate DRAM power and energy estimation tool☆163Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆374Updated this week
- ☆326Updated 8 months ago
- Modeling Architectural Platform☆190Updated this week
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- Common SystemVerilog components☆626Updated this week