CMU-SAFARI / ramulator
A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf
☆607Updated last year
Alternatives and similar repositories for ramulator:
Users that are interested in ramulator are comparing it to the libraries listed below
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆336Updated 5 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆260Updated 4 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆275Updated last month
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆423Updated 7 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆228Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆239Updated 3 months ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆418Updated 9 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆151Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆394Updated this week
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆177Updated 4 years ago
- BookSim 2.0☆296Updated 7 months ago
- Network on Chip Simulator☆254Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 2 months ago
- A fast and scalable x86-64 multicore simulator☆343Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆351Updated 2 weeks ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆178Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆173Updated last year
- A Linux-capable RISC-V multicore for and by the world☆651Updated 2 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆146Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆146Updated 2 weeks ago
- The OpenPiton Platform☆663Updated 3 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆220Updated 2 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆191Updated last year
- Modeling Architectural Platform☆175Updated this week
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆130Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆259Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆271Updated last year
- Random instruction generator for RISC-V processor verification☆1,057Updated 5 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆399Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆396Updated last month