umd-memsys / DRAMSim2
DRAMSim2: A cycle accurate DRAM simulator
☆255Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for DRAMSim2
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆316Updated 3 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆169Updated 4 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆220Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆146Updated 2 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆407Updated 4 months ago
- Fast and accurate DRAM power and energy estimation tool☆128Updated last week
- A pre-RTL, power-performance model for fixed-function accelerators☆170Updated 10 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆185Updated last year
- gem5 Tips & Tricks☆63Updated 4 years ago
- A heterogeneous architecture timing model simulator.☆138Updated 3 weeks ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆176Updated last year
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆584Updated last year
- BookSim 2.0☆277Updated 4 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆223Updated 3 weeks ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆246Updated 4 months ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆76Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- The Sniper Multi-Core Simulator☆101Updated 2 weeks ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆128Updated last year
- Comment on the rocket-chip source code☆168Updated 6 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆69Updated 6 months ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆112Updated last year
- ☆84Updated 9 months ago
- SST Architectural Simulation Components and Libraries☆92Updated this week
- A fast and scalable x86-64 multicore simulator☆335Updated 11 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆137Updated 6 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆99Updated last year
- Modeling Architectural Platform☆167Updated last week
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆105Updated 6 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆260Updated 2 weeks ago