umd-memsys / DRAMSim2Links
DRAMSim2: A cycle accurate DRAM simulator
☆274Updated 4 years ago
Alternatives and similar repositories for DRAMSim2
Users that are interested in DRAMSim2 are comparing it to the libraries listed below
Sorting:
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆240Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆380Updated 11 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆189Updated 4 years ago
- BookSim 2.0☆345Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆170Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆168Updated this week
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆115Updated last month
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆643Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆135Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆205Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆368Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆473Updated last year
- gem5 Tips & Tricks☆70Updated 5 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆184Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆357Updated 2 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆159Updated last year
- A heterogeneous architecture timing model simulator.☆161Updated 7 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆287Updated 2 months ago
- ☆92Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆83Updated last year
- RiVEC Bencmark Suite☆117Updated 7 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- CGRA Compilation Framework☆85Updated 2 years ago
- ☆33Updated 5 years ago
- The Sniper Multi-Core Simulator☆136Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago