DRAMSim2: A cycle accurate DRAM simulator
☆299Nov 11, 2020Updated 5 years ago
Alternatives and similar repositories for DRAMSim2
Users that are interested in DRAMSim2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆493Aug 3, 2024Updated last year
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆703Aug 29, 2023Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆264Oct 6, 2022Updated 3 years ago
- Update: we've moved our code to a new place! This fork is to maintain page references. New repo:☆10Aug 21, 2019Updated 6 years ago
- Fast and accurate DRAM power and energy estimation tool☆210Jul 16, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆217Apr 18, 2023Updated 3 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆226Aug 8, 2020Updated 5 years ago
- BookSim 2.0☆445Jun 24, 2024Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆397Nov 27, 2023Updated 2 years ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆131Feb 13, 2022Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- ☆385May 11, 2023Updated 3 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆197Oct 1, 2022Updated 3 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆193Jan 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆47Jul 28, 2017Updated 8 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆556Jun 25, 2024Updated 2 years ago
- A heterogeneous architecture timing model simulator.☆184Mar 22, 2026Updated 4 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,722Updated this week
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 4 years ago
- Processing-In-Memory (PIM) Simulator☆247Dec 12, 2024Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆18Jun 9, 2025Updated last year
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- This is the top-level repository for the Accel-Sim framework.☆627Mar 24, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- (elastic) cuckoo hashing☆17Jun 20, 2020Updated 6 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆18Apr 4, 2024Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆500Jun 28, 2026Updated 3 weeks ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆116Jan 4, 2023Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆17Aug 2, 2019Updated 6 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,028Jun 26, 2026Updated 3 weeks ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆62Sep 30, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12Mar 14, 2023Updated 3 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆149Aug 24, 2023Updated 2 years ago
- SST Architectural Simulation Components and Libraries☆125Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆386Jul 14, 2026Updated last week
- A fast and scalable x86-64 multicore simulator☆31Mar 16, 2021Updated 5 years ago
- A Toy-Purpose TPU Simulator☆24Jun 7, 2024Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆597Jul 6, 2026Updated 2 weeks ago