Reference workloads for modern deep learning methods.
☆73Dec 14, 2022Updated 3 years ago
Alternatives and similar repositories for fathom
Users that are interested in fathom are comparing it to the libraries listed below
Sorting:
- A pre-RTL, power-performance model for fixed-function accelerators☆186Jan 17, 2024Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Apr 1, 2020Updated 5 years ago
- Pannotia v0.9 is a suite of OpenCL graph applications☆24Sep 13, 2017Updated 8 years ago
- ☆16Nov 19, 2025Updated 4 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆257Oct 6, 2022Updated 3 years ago
- Benchmarking Deep Learning operations on different hardware☆1,103Apr 25, 2021Updated 4 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36May 30, 2025Updated 9 months ago
- A graphics tracing and replay framework to explore system-level effects on heterogeneous CPU+GPU memory systems.☆15Apr 16, 2018Updated 7 years ago
- ☆13May 8, 2025Updated 10 months ago
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago
- OpenCL SAT solver☆16Jul 15, 2011Updated 14 years ago
- A parallel, distributed simulator for multicores.☆185Nov 19, 2015Updated 10 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e☆29Jun 8, 2018Updated 7 years ago
- A DSL for Systolic Arrays☆83Dec 14, 2018Updated 7 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- ☆11May 8, 2025Updated 10 months ago
- ☆47Dec 16, 2022Updated 3 years ago
- An easy-to-use interface to the Linux perf_event API.☆21Nov 24, 2012Updated 13 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- Compile Rust into PTX☆14Jan 1, 2020Updated 6 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆141Nov 28, 2020Updated 5 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆14Mar 5, 2022Updated 4 years ago
- Rapid interactive Gurobi model modification and analysis☆20Feb 13, 2018Updated 8 years ago
- OpenMP GPU Accelerated Applications☆13Nov 20, 2025Updated 4 months ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Next generation CGRA generator☆119Mar 13, 2026Updated last week
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- ☆11Sep 20, 2024Updated last year
- Recurrent Neural Networks With Limited Numerical Precision☆13May 25, 2017Updated 8 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year