tukl-msd / DRAMPowerLinks
Fast and accurate DRAM power and energy estimation tool
☆189Updated this week
Alternatives and similar repositories for DRAMPower
Users that are interested in DRAMPower are comparing it to the libraries listed below
Sorting:
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- ☆109Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Updated last year
- gem5 repository to study chiplet-based systems☆86Updated 6 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆256Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 5 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 7 months ago
- gem5 Tips & Tricks☆71Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆185Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Updated 3 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Updated 2 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- gem5 simulator with a gpgpu+graphics GPU model☆61Updated 5 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- HLS-based Graph Processing Framework on FPGAs☆149Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆334Updated 2 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago