Fast and accurate DRAM power and energy estimation tool
☆192Feb 24, 2026Updated last week
Alternatives and similar repositories for DRAMPower
Users that are interested in DRAMPower are comparing it to the libraries listed below
Sorting:
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆41Mar 1, 2019Updated 7 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆338Feb 16, 2026Updated 2 weeks ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆679Aug 29, 2023Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆450Aug 3, 2024Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆531Jun 25, 2024Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆499Feb 4, 2026Updated 3 weeks ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Jul 29, 2020Updated 5 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Nov 11, 2020Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆185Jan 17, 2024Updated 2 years ago
- ☆377May 11, 2023Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆211Aug 8, 2020Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Oct 6, 2022Updated 3 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- A Cycle-level simulator for M2NDP☆34Aug 14, 2025Updated 6 months ago
- BookSim 2.0☆404Jun 24, 2024Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆187Jan 8, 2026Updated last month
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Jun 12, 2021Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Nov 7, 2021Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- A fast and scalable x86-64 multicore simulator☆387Nov 27, 2023Updated 2 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Apr 4, 2024Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156May 26, 2025Updated 9 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆49Jan 2, 2025Updated last year
- Simulator for BitFusion☆101Aug 6, 2020Updated 5 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- gem5 Tips & Tricks☆71Feb 25, 2020Updated 6 years ago
- ☆32Aug 21, 2021Updated 4 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 3 years ago
- Processing in Memory Emulation☆23Feb 24, 2023Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Aug 24, 2020Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago