tukl-msd / DRAMPower
Fast and accurate DRAM power and energy estimation tool
☆118Updated 2 weeks ago
Related projects: ⓘ
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆160Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆113Updated 4 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆75Updated last year
- ☆83Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆62Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆163Updated 8 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆212Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- CGRA Compilation Framework☆77Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆144Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆131Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆217Updated 2 months ago
- gem5 Tips & Tricks☆62Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆102Updated this week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆96Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆158Updated 10 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆192Updated last year
- gem5 repository to study chiplet-based systems☆63Updated 5 years ago
- RapidStream-TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆149Updated this week
- ☆86Updated 6 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆130Updated 4 months ago
- Tests for example Rocket Custom Coprocessors☆68Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆253Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆53Updated 2 weeks ago
- DRAMSim2: A cycle accurate DRAM simulator☆252Updated 3 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆296Updated last month
- The Sniper Multi-Core Simulator☆95Updated 3 weeks ago