Fast and accurate DRAM power and energy estimation tool
☆210Jul 16, 2026Updated last week
Alternatives and similar repositories for DRAMPower
Users that are interested in DRAMPower are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆41Mar 1, 2019Updated 7 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆386Jul 14, 2026Updated last week
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆703Aug 29, 2023Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆493Aug 3, 2024Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆30Jul 29, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆47Jul 28, 2017Updated 8 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆556Jun 25, 2024Updated 2 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆299Nov 11, 2020Updated 5 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆597Jul 6, 2026Updated 2 weeks ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆226Aug 8, 2020Updated 5 years ago
- ☆385May 11, 2023Updated 3 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆193Jan 17, 2024Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆264Oct 6, 2022Updated 3 years ago
- McPAT modeling framework☆13Oct 18, 2014Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- Next generation CGRA generator☆119Jul 16, 2026Updated last week
- gem5 Tips & Tricks☆71Feb 25, 2020Updated 6 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆209Jan 8, 2026Updated 6 months ago
- BookSim 2.0☆445Jun 24, 2024Updated 2 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆57Jun 30, 2017Updated 9 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆59Jun 12, 2021Updated 5 years ago
- A Cycle-level simulator for M2NDP☆41Aug 14, 2025Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Nov 7, 2021Updated 4 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆18Apr 4, 2024Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆397Nov 27, 2023Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆171May 26, 2025Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆22Dec 10, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆32Aug 21, 2021Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆299Oct 30, 2025Updated 8 months ago
- This is the top-level repository for the Accel-Sim framework.☆627Mar 24, 2026Updated 3 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆27Dec 18, 2024Updated last year
- Simulator for BitFusion☆103Aug 6, 2020Updated 5 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆237Apr 13, 2026Updated 3 months ago