s5z / zsimLinks
A fast and scalable x86-64 multicore simulator
☆385Updated 2 years ago
Alternatives and similar repositories for zsim
Users that are interested in zsim are comparing it to the libraries listed below
Sorting:
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆678Updated 2 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆193Updated 3 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆83Updated 4 months ago
- The Sniper Multi-Core Simulator☆162Updated 3 months ago
- Multi2Sim source code☆134Updated 6 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆213Updated 2 years ago
- A heterogeneous architecture timing model simulator.☆173Updated 4 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆664Updated last week
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆118Updated 7 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Updated 5 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆108Updated 2 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆166Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆525Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆438Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆476Updated 2 weeks ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Updated 3 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- BookSim 2.0☆396Updated last year
- Examples of DPU programs using the UPMEM DPU SDK☆45Updated 11 months ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆94Updated 6 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆129Updated 3 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆143Updated 2 years ago
- A customizable hardware prefetching framework using online reinforcement learning as described in the MICRO 2021 paper by Bera et al. (ht…☆157Updated 9 months ago
- SST Architectural Simulation Components and Libraries☆112Updated last month
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆189Updated last week
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago