s5z / zsim
A fast and scalable x86-64 multicore simulator
☆349Updated last year
Alternatives and similar repositories for zsim:
Users that are interested in zsim are comparing it to the libraries listed below
- DRAMSim2: A cycle accurate DRAM simulator☆265Updated 4 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆156Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆357Updated 7 months ago
- The Sniper Multi-Core Simulator☆120Updated 4 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆180Updated 4 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆622Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆439Updated 9 months ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆180Updated 2 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆573Updated 3 weeks ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆195Updated last year
- BookSim 2.0☆313Updated 9 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆306Updated 3 months ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆75Updated 10 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆88Updated 3 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆114Updated last year
- A heterogeneous architecture timing model simulator.☆150Updated 3 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆152Updated 10 months ago
- Multi2Sim source code☆127Updated 6 years ago
- Fast and accurate DRAM power and energy estimation tool☆151Updated last week
- ESESC: A Fast Multicore Simulator☆135Updated 3 years ago
- SST Architectural Simulation Components and Libraries☆95Updated this week
- gem5 Tips & Tricks☆67Updated 5 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆130Updated last year
- Comment on the rocket-chip source code☆174Updated 6 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆105Updated 2 years ago
- This is the top-level repository for the Accel-Sim framework.☆373Updated last week
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆90Updated 4 months ago