s5z / zsimLinks
A fast and scalable x86-64 multicore simulator
☆377Updated last year
Alternatives and similar repositories for zsim
Users that are interested in zsim are comparing it to the libraries listed below
Sorting:
- DRAMSim2: A cycle accurate DRAM simulator☆283Updated 4 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆658Updated 2 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆188Updated 2 years ago
- The Sniper Multi-Core Simulator☆149Updated 11 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆98Updated 10 months ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆80Updated last month
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆120Updated 3 years ago
- Multi2Sim source code☆132Updated 6 years ago
- A heterogeneous architecture timing model simulator.☆166Updated last month
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆209Updated 2 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 3 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆412Updated last year
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆629Updated last week
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆87Updated 6 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆198Updated 5 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆494Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆248Updated 3 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆83Updated 2 years ago
- BookSim 2.0☆369Updated last year
- The Splash-3 benchmark suite☆44Updated 2 years ago
- SST Architectural Simulation Components and Libraries☆102Updated 2 weeks ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆175Updated last week
- ☆33Updated 5 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 8 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆162Updated last year
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Updated 10 years ago
- The official repository for the gem5 resources sources.☆73Updated 2 months ago