s5z / zsim
A fast and scalable x86-64 multicore simulator
☆359Updated last year
Alternatives and similar repositories for zsim
Users that are interested in zsim are comparing it to the libraries listed below
Sorting:
- DRAMSim2: A cycle accurate DRAM simulator☆270Updated 4 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆634Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆199Updated 2 years ago
- The Sniper Multi-Core Simulator☆127Updated 6 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆368Updated 9 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆165Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆185Updated 4 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆181Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆333Updated last week
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆592Updated last week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆235Updated 2 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆155Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆458Updated 10 months ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆77Updated last year
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆109Updated 2 years ago
- A heterogeneous architecture timing model simulator.☆154Updated 5 months ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆114Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆93Updated 5 months ago
- Fast and accurate DRAM power and energy estimation tool☆159Updated last week
- Multi2Sim source code☆129Updated 6 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- SST Architectural Simulation Components and Libraries☆96Updated last week
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- gem5 Tips & Tricks☆69Updated 5 years ago
- BookSim 2.0☆327Updated 10 months ago
- ESESC: A Fast Multicore Simulator☆137Updated 3 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆133Updated last year