VeriGOOD-ML / publicLinks
☆60Updated 2 months ago
Alternatives and similar repositories for public
Users that are interested in public are comparing it to the libraries listed below
Sorting:
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆46Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆50Updated 3 months ago
- ☆71Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- An integrated CGRA design framework☆90Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated last week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆36Updated 4 years ago
- ☆30Updated 8 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- ☆86Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CGRA framework with vectorization support.☆32Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- ☆30Updated last month