RTL generator for SpGEMM
☆10Feb 2, 2021Updated 5 years ago
Alternatives and similar repositories for SPAGHETTI
Users that are interested in SPAGHETTI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Apr 20, 2021Updated 5 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated last year
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 10 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Pytorch implementation of our UniQ method, IEEE Access -- Training Multi-bit Quantized and Binarized Networks with A Learnable Symmetric …☆11Apr 7, 2021Updated 5 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆30Sep 6, 2024Updated last year
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆12Jun 28, 2025Updated 11 months ago
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- RTL implementation of Flex-DPE.☆117Feb 22, 2020Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆13Jun 25, 2025Updated 11 months ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 3 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of the HYPE hypergraph partitioner.☆22Dec 5, 2019Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Source code of the PPoPP '22 paper: "TileSpGEMM: A Tiled Algorithm for Parallel Sparse General Matrix-Matrix Multiplication on GPUs" by Y…☆47May 22, 2024Updated 2 years ago
- ☆23Sep 17, 2024Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- SystemOT, yet another home brew cpu.☆25Aug 9, 2022Updated 3 years ago
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆16Feb 29, 2024Updated 2 years ago
- LLM Papers We Recommend to Read☆42Jun 13, 2025Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆21Jun 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of FusedMM method for IPDPS 2021 paper titled "FusedMM: A Unified SDDMM-SpMM Kernel for Graph Embedding and Graph Neural N…☆31Aug 12, 2022Updated 3 years ago
- ☆14Jan 4, 2017Updated 9 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆61Nov 22, 2023Updated 2 years ago
- ☆365Apr 16, 2026Updated last month
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- Sparse matrix computation library for GPU☆59Jul 12, 2020Updated 5 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- Explaining ML models using LLMs☆25Oct 21, 2024Updated last year
- A Row Decomposition-based Approach for Sparse Matrix Multiplication on GPUs☆31Nov 29, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Sep 18, 2024Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆134Aug 27, 2024Updated last year
- ☆47Aug 23, 2021Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆92Oct 15, 2025Updated 7 months ago
- ☆10Oct 8, 2021Updated 4 years ago