sfu-arch / SPAGHETTI
RTL generator for SpGEMM
☆10Updated 4 years ago
Alternatives and similar repositories for SPAGHETTI:
Users that are interested in SPAGHETTI are comparing it to the libraries listed below
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- ☆14Updated 5 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆69Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆61Updated 2 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆42Updated 2 years ago
- ☆28Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆72Updated this week
- ☆23Updated 7 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 months ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆23Updated last year
- NeuraChip Accelerator Simulator☆11Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆47Updated this week
- ☆46Updated 3 weeks ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- ☆22Updated 4 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"