RTL generator for SpGEMM
☆13Feb 2, 2021Updated 5 years ago
Alternatives and similar repositories for SPAGHETTI
Users that are interested in SPAGHETTI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Apr 20, 2021Updated 5 years ago
- NeuraChip Accelerator Simulator☆17Apr 26, 2024Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 中国科学院大学2023-2024学年研究生课程资料☆10Jul 6, 2024Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆16Mar 12, 2023Updated 3 years ago
- ☆13Oct 25, 2026Updated last week
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- RTL implementation of Flex-DPE.☆119Feb 22, 2020Updated 6 years ago
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆12Jun 28, 2025Updated last year
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ☆12Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- ☆14Aug 17, 2026Updated 2 months ago
- Accelerator for MatmulFree LLM algorithm☆14Oct 22, 2026Updated last week
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Efficient N:M sparsity implementation for GPGPU☆10Oct 31, 2024Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆96Aug 11, 2026Updated 2 months ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year
- MEMORY CENTRIC SYSTEMS FOR AI(CSI6207-01) Lecture at Yonsei(20-1)☆12Apr 6, 2022Updated 4 years ago
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated last week
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆63Sep 1, 2025Updated last year
- ☆17Jul 1, 2025Updated last year
- This is the accompanying code for our arxiv pre-print: "BoolNet: Minimizing the Energy Consumption of Binary Neural Networks"☆11Sep 17, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is the verilog implementation of IEEE 754 32 bit floating point multiplier☆12Jul 12, 2020Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Oct 12, 2026Updated 3 weeks ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆34Mar 7, 2024Updated 2 years ago
- Semantic Type Soundness in Lean 4☆19Sep 28, 2026Updated last month
- A Formal Method playground for limboole, Z3, nuXmv, Alloy, Spectra, Dafny, and more...☆19Updated this week