RTL generator for SpGEMM
☆10Feb 2, 2021Updated 5 years ago
Alternatives and similar repositories for SPAGHETTI
Users that are interested in SPAGHETTI are comparing it to the libraries listed below
Sorting:
- Serpens is an HBM FPGA accelerator for SpMV☆22Jul 26, 2024Updated last year
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- ☆36Apr 20, 2021Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- 🎞️ NoC router in Verilog with FIFO☆16Sep 1, 2022Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- ☆21Sep 17, 2024Updated last year
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆17Sep 6, 2024Updated last year
- A Row Decomposition-based Approach for Sparse Matrix Multiplication on GPUs☆28Nov 29, 2023Updated 2 years ago
- Pytorch implementation of our UniQ method, IEEE Access -- Training Multi-bit Quantized and Binarized Networks with A Learnable Symmetric …☆11Apr 7, 2021Updated 4 years ago
- Implementation of FusedMM method for IPDPS 2021 paper titled "FusedMM: A Unified SDDMM-SpMM Kernel for Graph Embedding and Graph Neural N…☆31Aug 12, 2022Updated 3 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 9 months ago
- ☆14Jan 22, 2026Updated last month
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 7 months ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆13Aug 9, 2019Updated 6 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆93Jul 26, 2024Updated last year
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆13Jun 28, 2025Updated 8 months ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆16Mar 3, 2023Updated 3 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- ☆11Oct 2, 2023Updated 2 years ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- ☆10Feb 27, 2020Updated 6 years ago
- ☆12Sep 18, 2024Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- This repository contains the python scripts developed as a part of the work presented in the paper "Low-latency auditory spatial attentio…☆10Sep 15, 2021Updated 4 years ago
- Source code of the PPoPP '22 paper: "TileSpGEMM: A Tiled Algorithm for Parallel Sparse General Matrix-Matrix Multiplication on GPUs" by Y…☆46May 22, 2024Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆48Dec 28, 2025Updated 2 months ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 6 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year