stonne-simulator / sst-elements-with-stonne
STONNE Simulator integrated into SST Simulator
☆19Updated last year
Alternatives and similar repositories for sst-elements-with-stonne:
Users that are interested in sst-elements-with-stonne are comparing it to the libraries listed below
- Heterogenous ML accelerator☆18Updated 7 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆25Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- NeuraChip Accelerator Simulator☆11Updated last year
- ☆25Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆29Updated 4 months ago
- ☆16Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆27Updated 6 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆52Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆23Updated 4 years ago
- ☆9Updated 10 months ago
- ☆11Updated 2 weeks ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 4 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆14Updated 3 months ago
- A Cycle-level simulator for M2NDP☆26Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- ☆10Updated 2 years ago
- ☆26Updated last year