stonne-simulator / sst-elements-with-stonneView external linksLinks
STONNE Simulator integrated into SST Simulator
☆22Apr 5, 2024Updated last year
Alternatives and similar repositories for sst-elements-with-stonne
Users that are interested in sst-elements-with-stonne are comparing it to the libraries listed below
Sorting:
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆145Jun 16, 2025Updated 8 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- ☆16Feb 5, 2024Updated 2 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- SST Architectural Simulation Components and Libraries☆113Feb 6, 2026Updated last week
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Jan 4, 2023Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- ☆10Aug 2, 2021Updated 4 years ago
- ☆42Jun 30, 2024Updated last year
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- NeuraChip Accelerator Simulator☆15Apr 26, 2024Updated last year
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- ☆10Sep 14, 2023Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆256Oct 6, 2022Updated 3 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- ☆26Feb 27, 2025Updated 11 months ago
- ☆24Apr 20, 2024Updated last year
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆192Updated this week
- ☆15Jun 14, 2022Updated 3 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 5 months ago
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Fast Floating Point Operators for High Level Synthesis☆23Feb 23, 2023Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156May 26, 2025Updated 8 months ago
- ☆24Apr 15, 2025Updated 10 months ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21May 27, 2020Updated 5 years ago
- Tutorial Material from the SST Team☆25Aug 5, 2025Updated 6 months ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Mar 21, 2022Updated 3 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19May 26, 2021Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Jul 26, 2024Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆32Aug 13, 2024Updated last year