stonne-simulator / sst-elements-with-stonneLinks
STONNE Simulator integrated into SST Simulator
☆20Updated last year
Alternatives and similar repositories for sst-elements-with-stonne
Users that are interested in sst-elements-with-stonne are comparing it to the libraries listed below
Sorting:
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Heterogenous ML accelerator☆18Updated 2 months ago
- NeuraChip Accelerator Simulator☆13Updated last year
- ☆30Updated 8 months ago
- ☆28Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆35Updated 7 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆58Updated 7 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆20Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- ☆33Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆28Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- ☆25Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 11 months ago
- An HBM FPGA based SpMV Accelerator☆13Updated 10 months ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated 6 months ago
- EQueue Dialect☆40Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆25Updated last year
- ☆92Updated last year
- PIMeval simulator and PIMbench suite☆30Updated 2 weeks ago