stonne-simulator / sst-elements-with-stonneLinks
STONNE Simulator integrated into SST Simulator
☆21Updated last year
Alternatives and similar repositories for sst-elements-with-stonne
Users that are interested in sst-elements-with-stonne are comparing it to the libraries listed below
Sorting:
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- ☆31Updated 10 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 7 months ago
- Heterogenous ML accelerator☆19Updated 4 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- NeuraChip Accelerator Simulator☆14Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆29Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆21Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆16Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆10Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- An HBM FPGA based SpMV Accelerator☆14Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 6 months ago
- ☆24Updated 4 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- agile hardware-software co-design☆51Updated 3 years ago
- ☆25Updated last year
- ☆28Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago