RalphMao / EIE-simulatorLinks
C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)
☆23Updated 4 years ago
Alternatives and similar repositories for EIE-simulator
Users that are interested in EIE-simulator are comparing it to the libraries listed below
Sorting:
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- ☆72Updated 2 years ago
- ☆24Updated last year
- ☆35Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆42Updated 10 months ago
- ☆71Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆48Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆27Updated last year
- ☆22Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- ☆36Updated 4 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- Eyeriss chip simulator☆39Updated 5 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- HLS implemented systolic array structure☆41Updated 8 years ago
- ☆19Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆33Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Updated 5 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆22Updated 11 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- A floating-point matrix multiplication implemented in hardware☆32Updated 5 years ago