C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)
☆24Mar 17, 2021Updated 5 years ago
Alternatives and similar repositories for EIE-simulator
Users that are interested in EIE-simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Jul 9, 2020Updated 5 years ago
- ☆14Apr 8, 2025Updated 11 months ago
- RTL implementation of Flex-DPE.☆116Feb 22, 2020Updated 6 years ago
- ☆26Dec 12, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆65Oct 14, 2025Updated 5 months ago
- ☆19Mar 21, 2023Updated 3 years ago
- EndoL2H: Deep Super-Resolution for Capsule Endoscopy☆12May 25, 2020Updated 5 years ago
- MAESTRO binary release☆22Nov 14, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 3 years ago
- Simulator for BitFusion☆101Aug 6, 2020Updated 5 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated 2 years ago
- ☆30Feb 7, 2020Updated 6 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆235Aug 24, 2020Updated 5 years ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆27Oct 22, 2024Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 4 months ago
- ☆36Apr 20, 2021Updated 4 years ago
- Torch2Chip (MLSys, 2024)☆55Apr 2, 2025Updated 11 months ago
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆661Jan 13, 2021Updated 5 years ago
- A quick hack for adjoint gradient computations with MEEP.☆10Aug 20, 2020Updated 5 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆182Dec 14, 2019Updated 6 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆72Dec 29, 2025Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆86Aug 28, 2023Updated 2 years ago
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- agile hardware-software co-design☆52Dec 12, 2021Updated 4 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆33Aug 28, 2025Updated 6 months ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆12Oct 14, 2021Updated 4 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆39Aug 31, 2025Updated 6 months ago