RalphMao / EIE-simulatorView external linksLinks
C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)
☆23Mar 17, 2021Updated 4 years ago
Alternatives and similar repositories for EIE-simulator
Users that are interested in EIE-simulator are comparing it to the libraries listed below
Sorting:
- ☆35Jul 9, 2020Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Oct 14, 2025Updated 3 months ago
- ☆26Dec 12, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 5 years ago
- ☆14Apr 8, 2025Updated 10 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated 5 months ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆47Updated this week
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 3 years ago
- Simulator for BitFusion☆101Aug 6, 2020Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- ☆38Aug 7, 2025Updated 6 months ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 2 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Torch2Chip (MLSys, 2024)☆55Apr 2, 2025Updated 10 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Example code for Modern SystemC using Modern C++☆69Nov 14, 2022Updated 3 years ago
- ☆28Feb 26, 2023Updated 2 years ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆27Oct 22, 2024Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆31Aug 28, 2025Updated 5 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Aug 24, 2020Updated 5 years ago
- Repository for artifact evaluation of ASPLOS 2023 paper "SparseTIR: Composable Abstractions for Sparse Compilation in Deep Learning"☆25Feb 24, 2023Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated 2 weeks ago
- MAESTRO binary release☆22Nov 14, 2019Updated 6 years ago
- ☆224Oct 24, 2025Updated 3 months ago