yc2367 / BBS-MICROLinks
☆15Updated last year
Alternatives and similar repositories for BBS-MICRO
Users that are interested in BBS-MICRO are comparing it to the libraries listed below
Sorting:
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆30Updated last year
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆24Updated last year
- ☆29Updated 2 months ago
- ☆33Updated last week
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- ☆113Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- ☆48Updated 4 years ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆18Updated 4 months ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆125Updated 2 years ago
- ☆24Updated 2 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆117Updated last year
- ☆25Updated 10 months ago
- ☆35Updated 5 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆79Updated 8 months ago
- ☆117Updated last year
- MICRO22 artifact evaluation for Sparseloop☆45Updated 3 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆105Updated last year
- ☆51Updated last month
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆24Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆37Updated 4 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆28Updated 5 months ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆20Updated last year
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆67Updated this week
- ☆18Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago