Alternatives and similar repositories for spada-sim:

Users that are interested in spada-sim are comparing it to the libraries listed below

• PKUZHOU / GNNear-PACT-2022
  GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
  ☆13Updated 2 years ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆17Updated 10 months ago
• Systems-ShiftLab / MultiPIM
  MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator
  ☆52Updated 3 years ago
• Yinxiao-Feng / chiplet-network-sim
  ☆22Updated 2 months ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆44Updated 2 months ago
• Xtra-Computing / ReGraph
  Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines
  ☆17Updated 2 years ago
• PolyArch / gem-forge-framework
  ☆24Updated last year
• PSAL-POSTECH / M2NDP-public
  A Cycle-level simulator for M2NDP
  ☆23Updated 2 months ago
• NeuraChip / neurachip
  NeuraChip Accelerator Simulator
  ☆11Updated 9 months ago
• illinois-impact / puma-compiler
  PUMA Compiler
  ☆28Updated 4 years ago
• SET-Scheduling-Project / GEMINI-HPCA2024
  Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
  ☆67Updated 2 weeks ago
• topanitanw / Cacti-7.0
  ☆9Updated 3 weeks ago
• scale-snu / attacc_simulator
  ☆53Updated 7 months ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆30Updated 3 years ago
• leesou / PIM-DL-ASPLOS
  PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization
  ☆28Updated 11 months ago
• UCLA-VAST / Serpens
  Serpens is an HBM FPGA accelerator for SpMV
  ☆17Updated 6 months ago
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆79Updated last year
• SET-Scheduling-Project / SET-ISCA2023
  The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.
  ☆58Updated 2 weeks ago
• miglopst / PIM_NDP_papers
  ☆62Updated 4 years ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆47Updated 3 years ago
• hplp / PiMulator
  Processing in Memory Emulation
  ☆18Updated last year
• Aayush-Ankit / puma-simulator
  [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…
  ☆62Updated last year
• upmem / upmem_llm_framework
  UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.
  ☆19Updated this week
• cwfletcher / buffets
  Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.
  ☆66Updated 5 years ago
• 7bvcxz / PIMsim
  ☆17Updated last year
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆41Updated 2 years ago
• maestro-project / confuciux
  ☆32Updated 3 years ago