A collection of core generators to use with FuseSoC
☆18Aug 23, 2024Updated last year
Alternatives and similar repositories for fusesoc-generators
Users that are interested in fusesoc-generators are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- ☆22Feb 3, 2026Updated 5 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jun 29, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ¿How to solve logic games using an FPGA? Let's do some experiments!☆11May 30, 2017Updated 9 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- Easy Home Assistant MQTT Integration Library☆15May 4, 2026Updated 2 months ago
- Vmodel toolbox repository☆15Mar 25, 2016Updated 10 years ago
- FuseSoC standard core library☆166Apr 28, 2026Updated 2 months ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- NTS proof of concept in Python☆10Jan 1, 2023Updated 3 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Arduino library for ST7032 LCD controller with i2c interface☆19Jun 27, 2018Updated 8 years ago
- ☆13Jan 25, 2023Updated 3 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated 5 months ago
- Leaking (a lot of) Data from Air-Gapped Computers via the (small) Hard Drive LED☆17Nov 27, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small SERV-based SoC primarily for OpenMPW tapeout☆52Dec 18, 2025Updated 7 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- misc scripts☆21Apr 13, 2026Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- A runtime DSL parser generator for python.☆18May 17, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- The Simulation Manager is a library for enabling reproducible scientific simulations.☆12May 1, 2023Updated 3 years ago
- ☆15Jul 28, 2016Updated 9 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆45Apr 20, 2022Updated 4 years ago