hdl-util / sdram-controllerLinks
Generic FPGA SDRAM controller, originally made for AS4C4M16SA
☆80Updated 5 years ago
Alternatives and similar repositories for sdram-controller
Users that are interested in sdram-controller are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆42Updated 8 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Portable HyperRAM controller☆60Updated 10 months ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- Nitro USB FPGA core☆86Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- ☆137Updated 10 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Verilog wishbone components☆119Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆28Updated 4 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago