hdl-util / sdram-controllerLinks
Generic FPGA SDRAM controller, originally made for AS4C4M16SA
☆80Updated 5 years ago
Alternatives and similar repositories for sdram-controller
Users that are interested in sdram-controller are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 7 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Portable HyperRAM controller☆59Updated 9 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Nitro USB FPGA core☆87Updated last year
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Tools for FPGA development.☆48Updated last month
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 3 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆79Updated 3 months ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Verilog wishbone components☆118Updated last year
- Demo SoC for SiliconCompiler.☆61Updated last week
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- ☆137Updated 9 months ago