hdl-util / sdram-controllerLinks
Generic FPGA SDRAM controller, originally made for AS4C4M16SA
☆83Updated 5 years ago
Alternatives and similar repositories for sdram-controller
Users that are interested in sdram-controller are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆44Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆84Updated 5 years ago
- Portable HyperRAM controller☆63Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated 2 years ago
- A FPGA core for a simple SDRAM controller.☆122Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Tools for FPGA development.☆49Updated 6 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated 5 months ago
- Wishbone controlled I2C controllers☆57Updated last year
- ☆72Updated last year
- ☆41Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- ☆139Updated 3 weeks ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago