Generic FPGA SDRAM controller, originally made for AS4C4M16SA
☆83Sep 7, 2020Updated 5 years ago
Alternatives and similar repositories for sdram-controller
Users that are interested in sdram-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Aug 16, 2021Updated 4 years ago
- Send video/audio over HDMI on an FPGA☆1,261Feb 3, 2024Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆84Aug 9, 2020Updated 5 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- Verilog clone of YM2149☆44Feb 1, 2025Updated last year
- ☆10Oct 23, 2016Updated 9 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆16Jan 3, 2021Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆20Jun 20, 2022Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago
- Small footprint and configurable DRAM core☆486Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Jan 14, 2021Updated 5 years ago
- Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.☆92Feb 16, 2026Updated last month
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 7 months ago
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- Example code in vhdl to help starting new projects using FPGA devices.☆35Mar 13, 2023Updated 3 years ago
- FuseSoC standard core library☆160Mar 11, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA dev board based on Lattice iCE40 8k☆79Aug 3, 2020Updated 5 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆21Nov 29, 2025Updated 4 months ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Small microcoded 68000 verilog softcore☆60Oct 30, 2018Updated 7 years ago