hdl-util / sdram-controllerLinks
Generic FPGA SDRAM controller, originally made for AS4C4M16SA
☆81Updated 4 years ago
Alternatives and similar repositories for sdram-controller
Users that are interested in sdram-controller are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 5 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Portable HyperRAM controller☆56Updated 7 months ago
- Nitro USB FPGA core☆86Updated last year
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆83Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- ☆134Updated 7 months ago
- Tools for FPGA development.☆47Updated this week
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- FPGA GPU design for DE1-SoC☆72Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- MIPI DSI controller☆76Updated 3 years ago
- ☆70Updated 10 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 4 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆173Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago