amaranth-lang / amaranth-soc
System on Chip toolkit for Amaranth HDL
☆83Updated last month
Related projects ⓘ
Alternatives and complementary repositories for amaranth-soc
- Board definitions for Amaranth HDL☆108Updated last month
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 2 weeks ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆26Updated last month
- PicoRV☆43Updated 4 years ago
- ☆76Updated 8 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆42Updated 8 months ago
- A pipelined RISC-V processor☆47Updated 11 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- CoreScore☆136Updated 2 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆71Updated 2 years ago
- Naive Educational RISC V processor☆74Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆81Updated 6 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆22Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- An automatic clock gating utility☆43Updated 4 months ago
- Prefix tree adder space exploration library☆55Updated this week
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- RFCs for changes to the Amaranth language and standard components☆17Updated 2 months ago
- FuseSoC standard core library☆115Updated last month
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- ☆31Updated last week
- ☆36Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆39Updated this week