System on Chip toolkit for Amaranth HDL
☆104May 23, 2026Updated 5 months ago
Alternatives and similar repositories for amaranth-soc
Users that are interested in amaranth-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 9 months ago
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated 6 months ago
- Board definitions for Amaranth HDL☆131Aug 13, 2026Updated 2 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Oct 22, 2026Updated 2 weeks ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆45Mar 12, 2025Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆2,125Sep 18, 2026Updated last month
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Example code for Blackice MX board written in nmigen☆12Jun 1, 2022Updated 4 years ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 5 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A 32-bit RISC-V soft processor☆329Jan 26, 2026Updated 9 months ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆119Jul 20, 2024Updated 2 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 6 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- Amaranth HDL libary for building USB-capable SoC designs.☆31Oct 31, 2025Updated last year
- AXI support for Migen/MiSoC☆28Oct 1, 2026Updated last month
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- ☆50Feb 26, 2023Updated 3 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆22Jul 16, 2026Updated 3 months ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆689Jan 8, 2022Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Betrusted embedded controller (UP5K)☆50Dec 22, 2023Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Aug 26, 2026Updated 2 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated 10 months ago