amaranth-lang / amaranth-socLinks
System on Chip toolkit for Amaranth HDL
☆97Updated last year
Alternatives and similar repositories for amaranth-soc
Users that are interested in amaranth-soc are comparing it to the libraries listed below
Sorting:
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Board definitions for Amaranth HDL☆122Updated 4 months ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- Industry standard I/O for Amaranth HDL☆30Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- CoreScore☆171Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆85Updated 2 months ago
- ☆47Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated this week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Updated last year
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆77Updated 3 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- End-to-end synthesis and P&R toolchain☆93Updated last month
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- Naive Educational RISC V processor☆94Updated 2 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated last month
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- ☆71Updated last year
- ☆22Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year