System on Chip toolkit for Amaranth HDL
☆100Feb 24, 2026Updated last week
Alternatives and similar repositories for amaranth-soc
Users that are interested in amaranth-soc are comparing it to the libraries listed below
Sorting:
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated last month
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- Board definitions for Amaranth HDL☆124Mar 1, 2026Updated last week
- ☆44Mar 12, 2025Updated 11 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Feb 25, 2026Updated last week
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆1,914Feb 28, 2026Updated last week
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Amaranth HDL libary for building USB-capable SoC designs.☆27Oct 31, 2025Updated 4 months ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆20Oct 26, 2025Updated 4 months ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- A 32-bit RISC-V soft processor☆321Jan 26, 2026Updated last month
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- ☆49Feb 26, 2023Updated 3 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- End-to-end synthesis and P&R toolchain☆94Updated this week
- Another size-optimized RISC-V CPU for your consideration.☆60Mar 1, 2026Updated last week
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆18Oct 24, 2023Updated 2 years ago
- An FPGA reverse engineering and documentation project☆66Updated this week
- Experimental flows using nextpnr for Xilinx devices☆254Oct 11, 2024Updated last year
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- A configurable SRAM generator☆58Updated this week
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago