amaranth-lang / amaranth-socLinks
System on Chip toolkit for Amaranth HDL
☆97Updated last year
Alternatives and similar repositories for amaranth-soc
Users that are interested in amaranth-soc are comparing it to the libraries listed below
Sorting:
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 11 months ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 weeks ago
- CoreScore☆169Updated 2 weeks ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- Naive Educational RISC V processor☆91Updated last month
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆53Updated last week
- End-to-end synthesis and P&R toolchain☆92Updated 2 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 5 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆64Updated 2 months ago
- ☆22Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated 7 months ago
- ☆71Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆111Updated last year
- ☆47Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 10 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- ☆87Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago