amaranth-lang / amaranth-socLinks
System on Chip toolkit for Amaranth HDL
☆92Updated 10 months ago
Alternatives and similar repositories for amaranth-soc
Users that are interested in amaranth-soc are comparing it to the libraries listed below
Sorting:
- PicoRV☆44Updated 5 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Board definitions for Amaranth HDL☆118Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- CoreScore☆162Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated last week
- assorted library of utility cores for amaranth HDL☆95Updated 11 months ago
- Industry standard I/O for Amaranth HDL☆29Updated 10 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 7 months ago
- Naive Educational RISC V processor☆87Updated last month
- ☆70Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- ☆79Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆31Updated 11 months ago
- Exploring gate level simulation☆58Updated 4 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆78Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆139Updated 4 months ago
- A pipelined RISC-V processor☆57Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆67Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- ☆43Updated 2 years ago