jeras / fpga-hdl
A set of small Verilog projects, to simulate and implement on FPGA development boards
☆13Updated 7 years ago
Alternatives and similar repositories for fpga-hdl:
Users that are interested in fpga-hdl are comparing it to the libraries listed below
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- ☆20Updated 2 years ago
- Wishbone interconnect utilities☆39Updated last month
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- simple hyperram controller☆11Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆10Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- WISHBONE Builder☆14Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆35Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆11Updated this week