A set of small Verilog projects, to simulate and implement on FPGA development boards
☆15Mar 5, 2018Updated 8 years ago
Alternatives and similar repositories for fpga-hdl
Users that are interested in fpga-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Updated this week
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 13 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- SCons (make-like) scripts for building FPGA code with Xilinx tools☆18Jul 16, 2012Updated 14 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆19Jul 6, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenGL-like graphics pipeline on a Xilinx FPGA☆35Dec 14, 2010Updated 15 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Example code in Verilog for the Blackice II FPGA☆33Sep 8, 2019Updated 6 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆39Jul 1, 2023Updated 3 years ago
- A safe immutable string format for C☆14Jul 13, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generates CMSIS-SVD xml files from DTS info and Register templates☆12Apr 4, 2025Updated last year
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Legacy Source Code for Dragino Yun firmware with ver 1.3.x☆16Jan 16, 2015Updated 11 years ago
- FuseSoC standard core library☆166Apr 28, 2026Updated 2 months ago
- From datasheet (pdf) to SVD... to then be fed into svd2rust☆10May 26, 2022Updated 4 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Diablo build for BigEndian and SDL1.2 systems☆10Sep 15, 2020Updated 5 years ago
- ☆14Oct 6, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- ☆18Jan 5, 2015Updated 11 years ago
- A plugin that enables Custom Field of type DateTime (native one have only Date, not Time)☆15Jun 11, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ☆14Sep 5, 2022Updated 3 years ago
- ☆65Nov 16, 2013Updated 12 years ago
- Standalone Peripheral(SVD) Viewer extension extracted from cortex-debug, now works with any debugger☆16Jan 30, 2026Updated 5 months ago
- TTY-like interface for SDL☆12Nov 16, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Convert floating-point numbers to strings in their shortest, most accurate representation☆12Jan 28, 2025Updated last year
- Virtual USB printer to use for testing☆11Aug 14, 2018Updated 7 years ago
- A python client for the Beckhoff Twincat AMS/ADS protocoll☆20Mar 4, 2015Updated 11 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆12May 19, 2015Updated 11 years ago
- Arduino TFTLCD library for ST7781☆14May 1, 2015Updated 11 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆20Nov 15, 2021Updated 4 years ago