A set of small Verilog projects, to simulate and implement on FPGA development boards
☆15Mar 5, 2018Updated 8 years ago
Alternatives and similar repositories for fpga-hdl
Users that are interested in fpga-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated last month
- SCons (make-like) scripts for building FPGA code with Xilinx tools☆18Jul 16, 2012Updated 14 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆20Jul 6, 2026Updated last month
- Reusable Verilog 2005 components for FPGA designs☆54Dec 14, 2025Updated 8 months ago
- Arduino AltSoftSerial with attachInterrupt for RX chars☆16Apr 17, 2018Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.☆19Apr 26, 2017Updated 9 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆56Sep 18, 2016Updated 9 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- open-source electronics prototyping platform☆28Jan 31, 2017Updated 9 years ago
- Acceleration for an s-curve shaped speed☆13Jun 19, 2024Updated 2 years ago
- CppUnit unit testing library☆20Mar 29, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Example code in Verilog for the Blackice II FPGA☆33Sep 8, 2019Updated 6 years ago
- A safe immutable string format for C☆14Jul 13, 2026Updated last month
- Generates CMSIS-SVD xml files from DTS info and Register templates☆12Apr 4, 2025Updated last year
- vscode support for chez shame☆10Dec 3, 2019Updated 6 years ago
- Submission template for Tiny Tapeout 10 - Verilog HDL Projects☆26Jun 27, 2025Updated last year
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Legacy Source Code for Dragino Yun firmware with ver 1.3.x☆16Jan 16, 2015Updated 11 years ago
- PC sampling profiler for Cortex-M MCUs☆13Jan 23, 2026Updated 7 months ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆48Dec 4, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FuseSoC standard core library☆170Aug 19, 2026Updated 2 weeks ago
- Priority queue for C☆12Mar 28, 2023Updated 3 years ago
- Playground for VGA projects on Tiny Tapeout☆80Aug 26, 2026Updated last week
- From datasheet (pdf) to SVD... to then be fed into svd2rust☆10May 26, 2022Updated 4 years ago
- A sort-of continuation of the TinyScheme project by Dimitrios Souflis☆13Mar 8, 2016Updated 10 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Diablo build for BigEndian and SDL1.2 systems☆10Sep 15, 2020Updated 5 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A plugin that enables Custom Field of type DateTime (native one have only Date, not Time)☆15Jun 11, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ☆14Sep 5, 2022Updated 3 years ago
- stm32的USB-DFU上位机工具源码(MFC)，基于ST官方DfuSe-v3.0.4 ,实现了hex转dfu，解决官方代码的一些bug☆13Aug 9, 2017Updated 9 years ago
- SEGA Genesis/Megadrive FPGA core☆13Nov 28, 2018Updated 7 years ago
- ☆65Nov 16, 2013Updated 12 years ago
- ☆11Oct 4, 2024Updated last year