jeras / fpga-hdlLinks
A set of small Verilog projects, to simulate and implement on FPGA development boards
☆13Updated 7 years ago
Alternatives and similar repositories for fpga-hdl
Users that are interested in fpga-hdl are comparing it to the libraries listed below
Sorting:
- simple hyperram controller☆12Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- Python script for controlling the debug-jtag port of riscv cores☆14Updated 4 years ago
- ☆20Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- A collection of SPI related cores☆17Updated 9 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆33Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- USB capture IP☆21Updated 5 years ago
- WISHBONE Builder☆15Updated 8 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Template Verilator project for beginners☆12Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- ☆12Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago