jeras / fpga-hdlLinks
A set of small Verilog projects, to simulate and implement on FPGA development boards
☆15Updated 7 years ago
Alternatives and similar repositories for fpga-hdl
Users that are interested in fpga-hdl are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆48Updated 8 months ago
- simple hyperram controller☆12Updated 6 years ago
- A collection of SPI related cores☆19Updated 11 months ago
- ☆20Updated 3 years ago
- WISHBONE Builder☆15Updated 9 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆28Updated 4 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Updated 4 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- ☆19Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆20Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- A SoC for DOOM☆19Updated 4 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- Template Verilator project for beginners☆13Updated 2 years ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago