freecores / dma_axiLinks
AXI DMA 32 / 64 bits
☆114Updated 10 years ago
Alternatives and similar repositories for dma_axi
Users that are interested in dma_axi are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆97Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆124Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 2 weeks ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆119Updated 7 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- VIP for AXI Protocol☆136Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆100Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- This is the main repository for all the examples for the book Practical UVM☆193Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆150Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆64Updated 9 years ago
- UVM AHB VIP☆85Updated 6 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆141Updated 6 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 5 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆59Updated 2 years ago
- ☆36Updated 9 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆101Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- APB to I2C☆41Updated 10 years ago