freecores / dma_axiLinks
AXI DMA 32 / 64 bits
☆122Updated 11 years ago
Alternatives and similar repositories for dma_axi
Users that are interested in dma_axi are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆105Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆235Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆134Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆117Updated 4 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆116Updated 8 years ago
- An AXI4 crossbar implementation in SystemVerilog☆201Updated 4 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆190Updated 7 years ago
- VIP for AXI Protocol☆163Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Updated 8 years ago
- This is the main repository for all the examples for the book Practical UVM☆213Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆102Updated 5 years ago
- AHB DMA 32 / 64 bits☆57Updated 11 years ago
- ☆73Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆97Updated last year
- UVM AHB VIP☆90Updated 4 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆116Updated last year
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Updated 5 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆154Updated 7 years ago
- This is for uvm_tb_gen☆51Updated 11 months ago
- round robin arbiter☆77Updated 11 years ago
- UVM examples and projects☆153Updated 6 months ago
- AHB3-Lite Interconnect☆108Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆72Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆149Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago