freecores / dma_axiView external linksLinks
AXI DMA 32 / 64 bits
☆124Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for dma_axi
Users that are interested in dma_axi are comparing it to the libraries listed below
Sorting:
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆83Oct 2, 2019Updated 6 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 6 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- General Purpose IO with APB4 interface☆14May 10, 2024Updated last year
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- uvm AXI BFM(bus functional model)☆265Jun 23, 2013Updated 12 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Jul 16, 2023Updated 2 years ago