freecores / wb_dmaView external linksLinks
WISHBONE DMA/Bridge IP Core
☆18Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for wb_dma
Users that are interested in wb_dma are comparing it to the libraries listed below
Sorting:
- ☆16Apr 21, 2019Updated 6 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- SPI core☆12Jul 17, 2014Updated 11 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Jan 28, 2022Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆14Oct 18, 2014Updated 11 years ago
- Testbenches for HDL projects☆22Updated this week
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Apr 12, 2020Updated 5 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- This is a code repo for previous projects in Digital Design & Verification☆18Jan 6, 2015Updated 11 years ago
- PCI bridge☆20Jul 17, 2014Updated 11 years ago