freecores / wb_dmaLinks
WISHBONE DMA/Bridge IP Core
☆18Updated 11 years ago
Alternatives and similar repositories for wb_dma
Users that are interested in wb_dma are comparing it to the libraries listed below
Sorting:
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Various low power labs using sky130☆13Updated 4 years ago
- Generic AXI master stub☆19Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆21Updated 6 years ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆15Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- To design test bench of the APB protocol☆18Updated 4 years ago
- ☆21Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- NoC based MPSoC☆11Updated 11 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- APB Logic☆20Updated 2 weeks ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- A Verilog implementation of a processor cache.☆30Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago