freecores / wb_dmaLinks
WISHBONE DMA/Bridge IP Core
☆18Updated 11 years ago
Alternatives and similar repositories for wb_dma
Users that are interested in wb_dma are comparing it to the libraries listed below
Sorting:
- Generic AXI master stub☆19Updated 11 years ago
- ☆22Updated 6 years ago
- ☆21Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- UART -> AXI Bridge☆67Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- NoC based MPSoC☆11Updated 11 years ago
- APB Logic☆22Updated 3 weeks ago
- USB -> AXI Debug Bridge☆40Updated 4 years ago
- Implementation of the PCIe physical layer☆57Updated 4 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- ☆16Updated 6 years ago
- Various low power labs using sky130☆13Updated 4 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆15Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- Repository gathering basic modules for CDC purpose☆56Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- Contains commonly used UVM components (agents, environments and tests).☆31Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- To design test bench of the APB protocol☆18Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆52Updated 2 years ago