twomonkeyclub / UARTLinks
ARM中通过APB总线连接的UART模块
☆67Updated 5 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AXI总线连接器☆103Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆105Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆176Updated 7 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- ☆68Updated 9 years ago
- ☆36Updated 10 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆217Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- AXI Interconnect☆52Updated 4 years ago