ARM中通过APB总线连接的UART模块
☆71Feb 21, 2020Updated 6 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Mar 8, 2026Updated last month
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- ☆49Nov 3, 2023Updated 2 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- DMA core compatible with AHB3-Lite☆12Mar 30, 2019Updated 7 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Oct 19, 2023Updated 2 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆20Apr 11, 2022Updated 4 years ago
- ☆25May 31, 2021Updated 4 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- ☆11May 8, 2022Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Dec 12, 2025Updated 3 months ago
- SPI interface connect to APB BUS with Verilog HDL☆40Jun 27, 2021Updated 4 years ago
- AXI DMA 32 / 64 bits☆125Jul 17, 2014Updated 11 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆140May 14, 2021Updated 4 years ago
- AMBA bus lecture material☆524Jan 21, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- AXI4 with a FIFO integrated with VIP☆23Feb 29, 2024Updated 2 years ago
- 数字IC秋招项目、手撕代码☆43Apr 22, 2024Updated last year
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆26Jul 17, 2025Updated 8 months ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆24Nov 7, 2022Updated 3 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- Verilog I2C Slave☆24Aug 11, 2014Updated 11 years ago
- A simple implementation of a UART modem in Verilog.☆180Nov 10, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 6 years ago