twomonkeyclub / UARTLinks
ARM中通过APB总线连接的UART模块
☆67Updated 5 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- AXI总线连接器☆97Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- IC Verification & SV Demo☆54Updated 3 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆100Updated 7 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆119Updated 7 years ago
- ☆19Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- ☆36Updated 9 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆142Updated 6 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- ☆64Updated 9 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 5 months ago
- VIP for AXI Protocol☆136Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆86Updated 3 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- This is the main repository for all the examples for the book Practical UVM☆193Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- UVM AHB VIP☆85Updated 6 months ago
- AXI Interconnect☆49Updated 3 years ago
- Verification IP for APB protocol☆66Updated 4 years ago