freecores / mips_16Links
Educational 16-bit MIPS Processor
☆17Updated 6 years ago
Alternatives and similar repositories for mips_16
Users that are interested in mips_16 are comparing it to the libraries listed below
Sorting:
- Generic AXI master stub☆19Updated 11 years ago
- ☆16Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- ☆14Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ☆21Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Platform Level Interrupt Controller☆42Updated last year
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- ☆19Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- ☆29Updated 5 years ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- turbo 8051☆29Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago