freecores / mips_16Links
Educational 16-bit MIPS Processor
☆17Updated 6 years ago
Alternatives and similar repositories for mips_16
Users that are interested in mips_16 are comparing it to the libraries listed below
Sorting:
- Platform Level Interrupt Controller☆40Updated last year
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Generic AXI master stub☆19Updated 10 years ago
- turbo 8051☆29Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- ☆16Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- PCI bridge☆18Updated 10 years ago
- USB1.1 Host Controller + PHY☆14Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- Multi-Technology RAM with AHB3Lite interface☆23Updated last year
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- USB 1.1 PHY☆11Updated 10 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- ☆20Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- RISC-V compliant Timer IP☆12Updated last year