freecores / mips_16Links
Educational 16-bit MIPS Processor
☆17Updated 6 years ago
Alternatives and similar repositories for mips_16
Users that are interested in mips_16 are comparing it to the libraries listed below
Sorting:
- Generic AXI master stub☆19Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆9Updated 11 years ago
- PCI bridge☆18Updated 11 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆28Updated last year
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- double_fpu_verilog☆16Updated 11 years ago
- UART 16550 core☆37Updated 11 years ago
- ☆14Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- SystemC to Verilog Synthesizable Subset Translator☆9Updated 2 years ago
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- ☆21Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 6 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago