Educational 16-bit MIPS Processor
☆17Feb 16, 2019Updated 7 years ago
Alternatives and similar repositories for mips_16
Users that are interested in mips_16 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆26Sep 2, 2021Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- 18-545 project: ARM-like SoC☆15Dec 5, 2010Updated 15 years ago
- Bluetooth Low Energy Baseband☆15Dec 5, 2018Updated 7 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- An implementation of MIPS single cycle datapath in Verilog.☆16Mar 11, 2012Updated 14 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 8 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- Sound synthetizer with an fpga☆11Mar 14, 2015Updated 11 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆16Apr 21, 2019Updated 7 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 7 years ago
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Just experimenting with Open Source SoCs on my Altera dev kit.☆12Feb 10, 2012Updated 14 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Open source implementation of a x86 processor http://zet.aluzina.org☆11Mar 17, 2014Updated 12 years ago
- Testbenches for HDL projects☆25Updated this week
- FPGA implementation of the 8051 Microcontroller (Verilog)☆59Sep 27, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Nov 8, 2019Updated 6 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 4 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆92Oct 2, 2019Updated 7 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 6 years ago
- A MIPS32 System-on-Chip for the DE0-Nano FPGA☆12Sep 1, 2014Updated 12 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆17Feb 18, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- turbo 8051☆31Aug 30, 2017Updated 9 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- Soft-core uController POC using the risc16f84 pic clone and sdcc c-compiler☆11Jan 23, 2022Updated 4 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- ☆14Nov 5, 2017Updated 9 years ago