AXI总线连接器
☆111Mar 26, 2020Updated 6 years ago
Alternatives and similar repositories for AXI4_Interconnect
Users that are interested in AXI4_Interconnect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- Parametric AXI4 crossbar in SystemVerilog☆249May 25, 2026Updated 5 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆45Aug 10, 2022Updated 4 years ago
- Verification IP for APB protocol☆83Dec 18, 2020Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆109Sep 20, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- SDRAM controller with AXI4 interface☆110Aug 8, 2019Updated 7 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 支持AXI总线协议的8k×8 SP SRAM☆28Mar 26, 2020Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆140Nov 29, 2017Updated 8 years ago
- ☆39Aug 12, 2015Updated 11 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- amba3 apb/axi vip☆54Feb 24, 2015Updated 11 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆160Oct 21, 2026Updated last week
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- AMBA AXI VIP☆483Oct 1, 2026Updated last month
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆16Jan 13, 2015Updated 11 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- round robin arbiter☆78Jul 17, 2014Updated 12 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Video Stream Scaler☆43Jul 17, 2014Updated 12 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆107Jul 21, 2018Updated 8 years ago
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- uvm AXI BFM(bus functional model)