Verdvana / AXI4_InterconnectLinks
AXI总线连接器
☆97Updated 5 years ago
Alternatives and similar repositories for AXI4_Interconnect
Users that are interested in AXI4_Interconnect are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ☆64Updated 9 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆36Updated 9 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- AXI Interconnect☆49Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆119Updated 7 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- ☆19Updated 5 years ago
- ARM中 通过APB总线连接的UART模块☆67Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- AXI协议规范中文翻译版☆151Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- ☆70Updated 3 years ago
- VIP for AXI Protocol☆136Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago