AXI总线连接器
☆105Mar 26, 2020Updated 5 years ago
Alternatives and similar repositories for AXI4_Interconnect
Users that are interested in AXI4_Interconnect are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆212Sep 2, 2025Updated 6 months ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆101Sep 20, 2020Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Aug 10, 2022Updated 3 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- SDRAM controller with AXI4 interface☆102Aug 8, 2019Updated 6 years ago
- ☆27May 11, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 5 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- uvm AXI BFM(bus functional model)☆266Jun 23, 2013Updated 12 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Sep 2, 2023Updated 2 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago