AXI总线连接器
☆105Mar 26, 2020Updated 5 years ago
Alternatives and similar repositories for AXI4_Interconnect
Users that are interested in AXI4_Interconnect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆213Sep 2, 2025Updated 6 months ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Aug 10, 2022Updated 3 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆102Sep 20, 2020Updated 5 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- VIP for AXI Protocol☆165May 24, 2022Updated 3 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆31Nov 30, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- uvm AXI BFM(bus functional model)☆267Jun 23, 2013Updated 12 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆121Jul 29, 2021Updated 4 years ago
- amba3 apb/axi vip☆52Feb 24, 2015Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆30Jun 1, 2022Updated 3 years ago
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆239Jul 16, 2023Updated 2 years ago
- ☆28May 11, 2021Updated 4 years ago
- ☆75Jul 30, 2021Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆150Mar 16, 2026Updated last week