ultraembedded / core_jpeg_decoderLinks
HW JPEG decoder wrapper with AXI-4 DMA
☆34Updated 4 years ago
Alternatives and similar repositories for core_jpeg_decoder
Users that are interested in core_jpeg_decoder are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆61Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆36Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- ☆16Updated 6 years ago
- ☆20Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆24Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆63Updated last year
- AXI Interconnect☆51Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago