ultraembedded / core_jpeg_decoderLinks
HW JPEG decoder wrapper with AXI-4 DMA
☆36Updated 5 years ago
Alternatives and similar repositories for core_jpeg_decoder
Users that are interested in core_jpeg_decoder are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆75Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆27Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- ☆38Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AXI Interconnect☆53Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Video Stream Scaler☆40Updated 11 years ago
- ☆20Updated 2 years ago