ultraembedded / core_jpeg_decoderLinks
HW JPEG decoder wrapper with AXI-4 DMA
☆34Updated 4 years ago
Alternatives and similar repositories for core_jpeg_decoder
Users that are interested in core_jpeg_decoder are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆61Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- ☆20Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- ☆15Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- ☆21Updated 5 years ago
- ☆36Updated 9 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Implementation of the PCIe physical layer☆40Updated 2 weeks ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago