HW JPEG decoder wrapper with AXI-4 DMA
☆37Oct 25, 2020Updated 5 years ago
Alternatives and similar repositories for core_jpeg_decoder
Users that are interested in core_jpeg_decoder are comparing it to the libraries listed below
Sorting:
- High throughput JPEG decoder in Verilog for FPGA☆259Mar 5, 2022Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- JPEG Encoder Verilog☆80Oct 31, 2022Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Aug 9, 2020Updated 5 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 7 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆29Nov 3, 2025Updated 3 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- A hardware MJPEG encoder and RTP transmitter☆45Jan 15, 2020Updated 6 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆27Mar 21, 2022Updated 3 years ago