ultraembedded / core_jpeg_decoderLinks
HW JPEG decoder wrapper with AXI-4 DMA
☆34Updated 4 years ago
Alternatives and similar repositories for core_jpeg_decoder
Users that are interested in core_jpeg_decoder are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆32Updated 11 months ago
- ☆36Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- ☆16Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆21Updated 6 years ago
- AXI Interconnect☆52Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- ☆76Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆21Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago