funningboy / uvm_axi
uvm AXI BFM(bus functional model)
☆239Updated 11 years ago
Alternatives and similar repositories for uvm_axi:
Users that are interested in uvm_axi are comparing it to the libraries listed below
- Reference examples and short projects using UVM Methodology☆259Updated 2 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆147Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆165Updated 6 years ago
- UVM examples and projects☆125Updated 6 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆111Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆183Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆100Updated 2 months ago
- AMBA AXI VIP☆385Updated 8 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆138Updated 6 years ago
- VIP for AXI Protocol☆122Updated 2 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆181Updated 7 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆118Updated 3 years ago
- UVM AHB VIP☆80Updated 3 months ago
- Awesome ASIC design verification☆286Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆93Updated 7 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- Examples and reference for System Verilog Assertions☆83Updated 7 years ago
- AMBA bus lecture material☆410Updated 5 years ago
- Novel GUI Based UVM Testbench Template Builder☆125Updated 3 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆513Updated 3 years ago
- SystemVerilog VIP for AMBA APB protocol☆71Updated 3 years ago
- Yet Another Simulation Architecture☆72Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆100Updated 10 years ago
- A generic class library in SystemVerilog☆81Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆312Updated 10 months ago
- UVM 1.2 port to Python☆249Updated last month
- UVM agents☆77Updated 7 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆53Updated 8 years ago