uvm AXI BFM(bus functional model)
☆266Jun 23, 2013Updated 12 years ago
Alternatives and similar repositories for uvm_axi
Users that are interested in uvm_axi are comparing it to the libraries listed below
Sorting:
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- Reference examples and short projects using UVM Methodology☆291May 18, 2022Updated 3 years ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆608Dec 24, 2021Updated 4 years ago
- UVM examples and projects☆156Jun 28, 2025Updated 8 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 5 years ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- SystemVerilog VIP for AMBA APB protocol☆87Nov 11, 2021Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆160Jul 16, 2018Updated 7 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Jul 23, 2018Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆216Oct 21, 2020Updated 5 years ago
- UVM agents☆86May 26, 2017Updated 8 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- UVM AHB VIP☆94Sep 13, 2025Updated 5 months ago
- ☆16Feb 5, 2026Updated last month
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆119Dec 29, 2024Updated last year
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆39Nov 24, 2022Updated 3 years ago
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆205Apr 23, 2017Updated 8 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆34Aug 24, 2020Updated 5 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- A simple UVM example with DPI☆45Aug 7, 2017Updated 8 years ago
- AXI4 and AXI4-Lite interface definitions☆101Sep 20, 2020Updated 5 years ago
- training labs and examples☆449Aug 1, 2022Updated 3 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Nov 27, 2017Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Novel GUI Based UVM Testbench Template Builder☆150Apr 14, 2021Updated 4 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆40Jun 24, 2020Updated 5 years ago