VIP for AXI Protocol
☆166May 24, 2022Updated 3 years ago
Alternatives and similar repositories for AXI
Users that are interested in AXI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA AXI VIP☆450Jun 28, 2024Updated last year
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆30Jun 1, 2022Updated 3 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- uvm AXI BFM(bus functional model)☆267Jun 23, 2013Updated 12 years ago
- UVM AHB VIP☆96Sep 13, 2025Updated 6 months ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- amba3 apb/axi vip☆52Feb 24, 2015Updated 11 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆159Mar 31, 2020Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆193Jul 23, 2018Updated 7 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- UART design in SV and verification using UVM and SV☆53Nov 30, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UVM Testbench to verify serial transmission of data between SPI master and slave☆53Jul 4, 2020Updated 5 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆35Aug 24, 2020Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 6 years ago
- SystemVerilog VIP for AMBA APB protocol☆87Nov 11, 2021Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆107Jul 2, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆162Jul 16, 2018Updated 7 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- ☆28May 11, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- UVM examples and projects☆157Jun 28, 2025Updated 8 months ago
- This is the main repository for all the examples for the book Practical UVM☆218Oct 21, 2020Updated 5 years ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 9 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- UVM and System Verilog Manuals☆54Feb 11, 2019Updated 7 years ago