VIP for AXI Protocol
☆187May 24, 2022Updated 4 years ago
Alternatives and similar repositories for AXI
Users that are interested in AXI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA AXI VIP☆484Oct 1, 2026Updated last month
- Verification IP for APB protocol☆82Dec 18, 2020Updated 5 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- uvm AXI BFM(bus functional model)☆274Jun 23, 2013Updated 13 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆32Jun 1, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verification IP for APB protocol☆35Sep 9, 2020Updated 6 years ago
- amba3 apb/axi vip☆54Feb 24, 2015Updated 11 years ago
- UVM AHB VIP☆106Sep 13, 2025Updated last year
- Verification IP for AMBA APB Protocol☆36Nov 7, 2023Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆140Nov 29, 2017Updated 8 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆164Mar 31, 2020Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆121Jul 2, 2023Updated 3 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆36Aug 24, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆168Jul 16, 2018Updated 8 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆42Jun 24, 2020Updated 6 years ago
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- DDR3 function verification environment in UVM☆28Apr 1, 2018Updated 8 years ago
- ☆17Nov 11, 2015Updated 10 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- SystemVerilog VIP for AMBA APB protocol☆91Nov 11, 2021Updated 4 years ago
- APB VIP (UVM)☆19Sep 6, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆41Nov 24, 2022Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆56Jul 4, 2020Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆109Jan 27, 2024Updated 2 years ago
- UART design in SV and verification using UVM and SV☆60Nov 30, 2019Updated 6 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- Awesome ASIC design verification☆371Feb 9, 2022Updated 4 years ago
- UVM examples and projects☆170Jun 28, 2025Updated last year
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 6 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆13Apr 24, 2022Updated 4 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 6 years ago
- This is the main repository for all the examples for the book Practical UVM☆229Oct 21, 2020Updated 6 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,745Updated this week
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago