kumarrishav14 / AXI
VIP for AXI Protocol
☆100Updated 2 years ago
Related projects: ⓘ
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆102Updated 6 years ago
- UVM AHB VIP☆75Updated 2 years ago
- UVM examples and projects☆119Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆90Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆62Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆147Updated 6 years ago
- Verification IP for I2C protocol☆36Updated 2 years ago
- This is the main repository for all the examples for the book Practical UVM☆165Updated 3 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆93Updated 10 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆126Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆108Updated 3 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆33Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆21Updated 5 years ago
- SystemVerilog VIP for AMBA APB protocol☆65Updated 2 years ago
- uvm AXI BFM(bus functional model)☆227Updated 11 years ago
- Verification IP for APB protocol☆55Updated 3 years ago
- AXI DMA 32 / 64 bits☆95Updated 10 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆87Updated 6 years ago
- UVM Generator☆43Updated 4 months ago
- Examples and reference for System Verilog Assertions☆82Updated 7 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆50Updated 7 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆52Updated 11 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆47Updated last year
- UART design in SV and verification using UVM and SV☆38Updated 4 years ago
- UVM agents☆73Updated 7 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆47Updated 4 years ago
- Novel GUI Based UVM Testbench Template Builder☆115Updated 3 years ago
- Yet Another Simulation Architecture☆73Updated 4 years ago
- generate UVM testbench using python☆26Updated 6 years ago
- UVM Verification IP to uart2bus IP.☆21Updated 2 years ago