VIP for AXI Protocol
☆184May 24, 2022Updated 4 years ago
Alternatives and similar repositories for AXI
Users that are interested in AXI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA AXI VIP☆472Jun 28, 2024Updated 2 years ago
- Verification IP for APB protocol☆80Dec 18, 2020Updated 5 years ago
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆32Jun 1, 2022Updated 4 years ago
- uvm AXI BFM(bus functional model)☆273Jun 23, 2013Updated 13 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- Verification IP for APB protocol☆34Sep 9, 2020Updated 5 years ago
- UVM AHB VIP☆102Sep 13, 2025Updated 11 months ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆162Mar 31, 2020Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆202Jul 23, 2018Updated 8 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆54Jul 4, 2020Updated 6 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆35Aug 24, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DDR3 function verification environment in UVM☆27Apr 1, 2018Updated 8 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆138Nov 29, 2017Updated 8 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 6 years ago
- AXI总线连接器☆109Mar 26, 2020Updated 6 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆164Jul 16, 2018Updated 8 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- ☆30May 11, 2021Updated 5 years ago
- UART design in SV and verification using UVM and SV☆58Nov 30, 2019Updated 6 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog VIP for AMBA APB protocol☆89Nov 11, 2021Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆117Jul 2, 2023Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆88Mar 21, 2024Updated 2 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆36Feb 7, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,655Aug 5, 2026Updated last week
- ☆16May 25, 2026Updated 2 months ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- UVM Verification IP to uart2bus IP.☆25Mar 7, 2022Updated 4 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆40Nov 24, 2022Updated 3 years ago