UART -> AXI Bridge
☆71Jul 1, 2021Updated 4 years ago
Alternatives and similar repositories for core_dbg_bridge
Users that are interested in core_dbg_bridge are comparing it to the libraries listed below
Sorting:
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 weeks ago
- ☆28Jul 9, 2025Updated 7 months ago
- SDRAM controller with AXI4 interface☆102Aug 8, 2019Updated 6 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- Fixed Point Math Library for Verilog☆147Jul 17, 2014Updated 11 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Jun 5, 2021Updated 4 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆212Sep 2, 2025Updated 6 months ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆34Feb 20, 2026Updated last week
- Verilog Ethernet Switch (layer 2)☆51Oct 18, 2023Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆119Jul 29, 2021Updated 4 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago