ultraembedded / core_dbg_bridgeLinks
UART -> AXI Bridge
☆63Updated 4 years ago
Alternatives and similar repositories for core_dbg_bridge
Users that are interested in core_dbg_bridge are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- ☆79Updated 3 years ago
- AXI Interconnect☆53Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Updated 10 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆74Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago