UART -> AXI Bridge
☆71Jul 1, 2021Updated 4 years ago
Alternatives and similar repositories for core_dbg_bridge
Users that are interested in core_dbg_bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Fixed Point Math Library for Verilog☆147Jul 17, 2014Updated 11 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Jun 5, 2021Updated 4 years ago
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆213Sep 2, 2025Updated 6 months ago
- ☆12Jul 20, 2022Updated 3 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- ☆30Jul 9, 2025Updated 8 months ago
- AMBA bus generator including AXI, AHB, and APB☆121Jul 29, 2021Updated 4 years ago
- Verilog Ethernet Switch (layer 2)☆52Oct 18, 2023Updated 2 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- ☆31Apr 1, 2017Updated 8 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago