ultraembedded / core_dbg_bridgeLinks
UART -> AXI Bridge
☆63Updated 4 years ago
Alternatives and similar repositories for core_dbg_bridge
Users that are interested in core_dbg_bridge are comparing it to the libraries listed below
Sorting:
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Updated 10 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- AHB3-Lite Interconnect☆90Updated last year
- Interface Protocol in Verilog☆50Updated 6 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- I2C controller core☆47Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 5 months ago
- ☆76Updated 3 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- AXI Interconnect☆52Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- ☆26Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆28Updated 2 years ago