wanderingnail / AXI_DMA
☆19Updated 2 years ago
Alternatives and similar repositories for AXI_DMA:
Users that are interested in AXI_DMA are comparing it to the libraries listed below
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆30Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- AXI Interconnect☆47Updated 3 years ago
- Verification IP for APB protocol☆59Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- ☆25Updated 3 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆48Updated 11 months ago
- SoC Based on ARM Cortex-M3☆27Updated this week
- UART design in SV and verification using UVM and SV☆40Updated 5 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- CORE-V MCU UVM Environment and Test Bench☆19Updated 7 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- Maven Silicon Project☆17Updated 6 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- ☆20Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆17Updated last month
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Asynchronous fifo in verilog☆33Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- ☆17Updated 9 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆21Updated 2 years ago